Scanning electron microscopy used to measure the feature dimensions of a nanoscale test pattern on a silicon surface
A method is proposed for nanoscale dimensional metrology with the scanning electron microscope in the case of an array of trapezoidal ridges on a silicon surface, the minimum feature size being comparable with the effective beam diameter. The method is tested by measuring the top width of an individ...
Gespeichert in:
Veröffentlicht in: | Russian microelectronics 2011-11, Vol.40 (6), p.436-440 |
---|---|
Hauptverfasser: | , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 440 |
---|---|
container_issue | 6 |
container_start_page | 436 |
container_title | Russian microelectronics |
container_volume | 40 |
creator | Gavrilenko, V. P. Larionov, Yu. V. Mityukhlyaev, V. B. Rakov, A. V. Todua, P. A. Filippov, M. N. Sharonov, V. A. |
description | A method is proposed for nanoscale dimensional metrology with the scanning electron microscope in the case of an array of trapezoidal ridges on a silicon surface, the minimum feature size being comparable with the effective beam diameter. The method is tested by measuring the top width of an individual ridge, which lies between 14 and 24 nm. The method works at accelerating voltages higher than 15 kV. |
doi_str_mv | 10.1134/S1063739711060060 |
format | Article |
fullrecord | <record><control><sourceid>crossref_sprin</sourceid><recordid>TN_cdi_crossref_primary_10_1134_S1063739711060060</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1134_S1063739711060060</sourcerecordid><originalsourceid>FETCH-LOGICAL-c1550-bef3ab8629fc790bc08d466ad9b97cc2623f0849ba226d09e44b8c7db23168083</originalsourceid><addsrcrecordid>eNp9UMtKAzEUDaJgrX6Au_zAaB7TTLKU4gsKLqrrIcnc1JSZpCTpon9vhroThAv3wHlw70HonpIHSnn7uKVE8I6rjlZA6lygBRVENrylq8uKK93M_DW6yXlPCK0isUBla3UIPuwwjGBLigFP3qaYbTyc8DHDgEvEE-h8TIDLN2AHusx48BOE7GPIODqscdChuvRYVZALPuhSIAVcAzXOfvS2ohritIVbdOX0mOHudy_R18vz5_qt2Xy8vq-fNo2lqxVpDDiujRRMOdspYiyRQyuEHpRRnbVMMO6IbJXRjImBKGhbI203GMapkETyJaLn3PmhnMD1h-QnnU49Jf1cW_-ntuphZ0-u2rCD1O_jMYV65j-mH8n9cNI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Scanning electron microscopy used to measure the feature dimensions of a nanoscale test pattern on a silicon surface</title><source>SpringerNature Journals</source><creator>Gavrilenko, V. P. ; Larionov, Yu. V. ; Mityukhlyaev, V. B. ; Rakov, A. V. ; Todua, P. A. ; Filippov, M. N. ; Sharonov, V. A.</creator><creatorcontrib>Gavrilenko, V. P. ; Larionov, Yu. V. ; Mityukhlyaev, V. B. ; Rakov, A. V. ; Todua, P. A. ; Filippov, M. N. ; Sharonov, V. A.</creatorcontrib><description>A method is proposed for nanoscale dimensional metrology with the scanning electron microscope in the case of an array of trapezoidal ridges on a silicon surface, the minimum feature size being comparable with the effective beam diameter. The method is tested by measuring the top width of an individual ridge, which lies between 14 and 24 nm. The method works at accelerating voltages higher than 15 kV.</description><identifier>ISSN: 1063-7397</identifier><identifier>EISSN: 1608-3415</identifier><identifier>DOI: 10.1134/S1063739711060060</identifier><language>eng</language><publisher>Dordrecht: SP MAIK Nauka/Interperiodica</publisher><subject>Electrical Engineering ; Engineering ; Nanometrology</subject><ispartof>Russian microelectronics, 2011-11, Vol.40 (6), p.436-440</ispartof><rights>Pleiades Publishing, Ltd. 2011</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c1550-bef3ab8629fc790bc08d466ad9b97cc2623f0849ba226d09e44b8c7db23168083</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://link.springer.com/content/pdf/10.1134/S1063739711060060$$EPDF$$P50$$Gspringer$$H</linktopdf><linktohtml>$$Uhttps://link.springer.com/10.1134/S1063739711060060$$EHTML$$P50$$Gspringer$$H</linktohtml><link.rule.ids>314,780,784,27924,27925,41488,42557,51319</link.rule.ids></links><search><creatorcontrib>Gavrilenko, V. P.</creatorcontrib><creatorcontrib>Larionov, Yu. V.</creatorcontrib><creatorcontrib>Mityukhlyaev, V. B.</creatorcontrib><creatorcontrib>Rakov, A. V.</creatorcontrib><creatorcontrib>Todua, P. A.</creatorcontrib><creatorcontrib>Filippov, M. N.</creatorcontrib><creatorcontrib>Sharonov, V. A.</creatorcontrib><title>Scanning electron microscopy used to measure the feature dimensions of a nanoscale test pattern on a silicon surface</title><title>Russian microelectronics</title><addtitle>Russ Microelectron</addtitle><description>A method is proposed for nanoscale dimensional metrology with the scanning electron microscope in the case of an array of trapezoidal ridges on a silicon surface, the minimum feature size being comparable with the effective beam diameter. The method is tested by measuring the top width of an individual ridge, which lies between 14 and 24 nm. The method works at accelerating voltages higher than 15 kV.</description><subject>Electrical Engineering</subject><subject>Engineering</subject><subject>Nanometrology</subject><issn>1063-7397</issn><issn>1608-3415</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2011</creationdate><recordtype>article</recordtype><recordid>eNp9UMtKAzEUDaJgrX6Au_zAaB7TTLKU4gsKLqrrIcnc1JSZpCTpon9vhroThAv3wHlw70HonpIHSnn7uKVE8I6rjlZA6lygBRVENrylq8uKK93M_DW6yXlPCK0isUBla3UIPuwwjGBLigFP3qaYbTyc8DHDgEvEE-h8TIDLN2AHusx48BOE7GPIODqscdChuvRYVZALPuhSIAVcAzXOfvS2ohritIVbdOX0mOHudy_R18vz5_qt2Xy8vq-fNo2lqxVpDDiujRRMOdspYiyRQyuEHpRRnbVMMO6IbJXRjImBKGhbI203GMapkETyJaLn3PmhnMD1h-QnnU49Jf1cW_-ntuphZ0-u2rCD1O_jMYV65j-mH8n9cNI</recordid><startdate>201111</startdate><enddate>201111</enddate><creator>Gavrilenko, V. P.</creator><creator>Larionov, Yu. V.</creator><creator>Mityukhlyaev, V. B.</creator><creator>Rakov, A. V.</creator><creator>Todua, P. A.</creator><creator>Filippov, M. N.</creator><creator>Sharonov, V. A.</creator><general>SP MAIK Nauka/Interperiodica</general><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>201111</creationdate><title>Scanning electron microscopy used to measure the feature dimensions of a nanoscale test pattern on a silicon surface</title><author>Gavrilenko, V. P. ; Larionov, Yu. V. ; Mityukhlyaev, V. B. ; Rakov, A. V. ; Todua, P. A. ; Filippov, M. N. ; Sharonov, V. A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c1550-bef3ab8629fc790bc08d466ad9b97cc2623f0849ba226d09e44b8c7db23168083</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2011</creationdate><topic>Electrical Engineering</topic><topic>Engineering</topic><topic>Nanometrology</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Gavrilenko, V. P.</creatorcontrib><creatorcontrib>Larionov, Yu. V.</creatorcontrib><creatorcontrib>Mityukhlyaev, V. B.</creatorcontrib><creatorcontrib>Rakov, A. V.</creatorcontrib><creatorcontrib>Todua, P. A.</creatorcontrib><creatorcontrib>Filippov, M. N.</creatorcontrib><creatorcontrib>Sharonov, V. A.</creatorcontrib><collection>CrossRef</collection><jtitle>Russian microelectronics</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Gavrilenko, V. P.</au><au>Larionov, Yu. V.</au><au>Mityukhlyaev, V. B.</au><au>Rakov, A. V.</au><au>Todua, P. A.</au><au>Filippov, M. N.</au><au>Sharonov, V. A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Scanning electron microscopy used to measure the feature dimensions of a nanoscale test pattern on a silicon surface</atitle><jtitle>Russian microelectronics</jtitle><stitle>Russ Microelectron</stitle><date>2011-11</date><risdate>2011</risdate><volume>40</volume><issue>6</issue><spage>436</spage><epage>440</epage><pages>436-440</pages><issn>1063-7397</issn><eissn>1608-3415</eissn><abstract>A method is proposed for nanoscale dimensional metrology with the scanning electron microscope in the case of an array of trapezoidal ridges on a silicon surface, the minimum feature size being comparable with the effective beam diameter. The method is tested by measuring the top width of an individual ridge, which lies between 14 and 24 nm. The method works at accelerating voltages higher than 15 kV.</abstract><cop>Dordrecht</cop><pub>SP MAIK Nauka/Interperiodica</pub><doi>10.1134/S1063739711060060</doi><tpages>5</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 1063-7397 |
ispartof | Russian microelectronics, 2011-11, Vol.40 (6), p.436-440 |
issn | 1063-7397 1608-3415 |
language | eng |
recordid | cdi_crossref_primary_10_1134_S1063739711060060 |
source | SpringerNature Journals |
subjects | Electrical Engineering Engineering Nanometrology |
title | Scanning electron microscopy used to measure the feature dimensions of a nanoscale test pattern on a silicon surface |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T05%3A10%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_sprin&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Scanning%20electron%20microscopy%20used%20to%20measure%20the%20feature%20dimensions%20of%20a%20nanoscale%20test%20pattern%20on%20a%20silicon%20surface&rft.jtitle=Russian%20microelectronics&rft.au=Gavrilenko,%20V.%20P.&rft.date=2011-11&rft.volume=40&rft.issue=6&rft.spage=436&rft.epage=440&rft.pages=436-440&rft.issn=1063-7397&rft.eissn=1608-3415&rft_id=info:doi/10.1134/S1063739711060060&rft_dat=%3Ccrossref_sprin%3E10_1134_S1063739711060060%3C/crossref_sprin%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |