Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization
We describe a manufacturing method (US Patent No. 6,713,371) to enhance the grain size of polysilicon films prepared by solid phase crystallization of amorphous silicon films. This technique requires deposition of silicon nuclei between two layers of amorphous silicon films. Grain size is controllab...
Gespeichert in:
Veröffentlicht in: | Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 2005-09, Vol.23 (5), p.2184-2188 |
---|---|
Hauptverfasser: | , , , , , , , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 2188 |
---|---|
container_issue | 5 |
container_start_page | 2184 |
container_title | Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures |
container_volume | 23 |
creator | Gu, S. Dunton, S. V. Walker, A. J. Nallamothu, S. Chen, E. H. Mahajani, M. Herner, S. B. Eckert, V. L. Hu, S. Konevecki, M. Petti, C. Radigan, S. Raghuram, U. Vyvoda, M. A. |
description | We describe a manufacturing method (US Patent No. 6,713,371) to enhance the grain size of polysilicon films prepared by solid phase crystallization of amorphous silicon films. This technique requires deposition of silicon nuclei between two layers of amorphous silicon films. Grain size is controllable by varying the density of nuclei. Film deposition and crystallization can be conducted with commercially available semiconductor equipments in a single batch. The method does not require extra manufacturing steps after low pressure chemical vapor deposition of silicon films other than solid phase crystallization, making it easy to integrate into a metal-oxide-silicon technology. This article discusses characteristics of polysilicon films and thin-film-transistor-silicon-oxide-nitride-oxide-silicon memory cells formed using the method. Many layers of such cells can be vertically stacked for ultrahigh density file storage applications. |
doi_str_mv | 10.1116/1.2055327 |
format | Article |
fullrecord | <record><control><sourceid>scitation_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1116_1_2055327</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>scitation_primary_10_1116_1_2055327</sourcerecordid><originalsourceid>FETCH-LOGICAL-c299t-2a21bbf0d307fef7c76926a53f34c6750a7b615e91f13239fd31de8e887bd8753</originalsourceid><addsrcrecordid>eNp9kMtKAzEUhoMoWKsL3yBbhdRcmsnMUoo3KLip4G7I5NJGMklJpuL4Xr6fU1t1Ibg6nP985z8_B4BzgieEkOKKTCjmnFFxAEaEU4xKXohDMMKCTREl5PkYnOT8gjEuOGMj8LFYJWOQdq0J2cUgPexWLiDrfIu6JAcxdzHB7LxTMaD45rRBwXVpW3fdfgZb08bUQ2W8hzam1mg4qF6mpYHLJF0YXN4HcR19_72zvZPhJruwhGGjvHHQBb1RA5ajdwO8ktlAlfrcSe_du-yGlKfgyEqfzdm-jsHT7c1ido_mj3cPs-s5UrSqOkQlJU1jsWZYWGOFEkVFC8mZZVNVCI6laArCTUUsYZRVVjOiTWnKUjS6FJyNwcXOV6WYczK2XifXytTXBNfbf9ek3v97YC93bFau-0r5A7_G9AvWa23_g_86fwKvnpTn</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization</title><source>AIP Journals Complete</source><creator>Gu, S. ; Dunton, S. V. ; Walker, A. J. ; Nallamothu, S. ; Chen, E. H. ; Mahajani, M. ; Herner, S. B. ; Eckert, V. L. ; Hu, S. ; Konevecki, M. ; Petti, C. ; Radigan, S. ; Raghuram, U. ; Vyvoda, M. A.</creator><creatorcontrib>Gu, S. ; Dunton, S. V. ; Walker, A. J. ; Nallamothu, S. ; Chen, E. H. ; Mahajani, M. ; Herner, S. B. ; Eckert, V. L. ; Hu, S. ; Konevecki, M. ; Petti, C. ; Radigan, S. ; Raghuram, U. ; Vyvoda, M. A.</creatorcontrib><description>We describe a manufacturing method (US Patent No. 6,713,371) to enhance the grain size of polysilicon films prepared by solid phase crystallization of amorphous silicon films. This technique requires deposition of silicon nuclei between two layers of amorphous silicon films. Grain size is controllable by varying the density of nuclei. Film deposition and crystallization can be conducted with commercially available semiconductor equipments in a single batch. The method does not require extra manufacturing steps after low pressure chemical vapor deposition of silicon films other than solid phase crystallization, making it easy to integrate into a metal-oxide-silicon technology. This article discusses characteristics of polysilicon films and thin-film-transistor-silicon-oxide-nitride-oxide-silicon memory cells formed using the method. Many layers of such cells can be vertically stacked for ultrahigh density file storage applications.</description><identifier>ISSN: 0734-211X</identifier><identifier>ISSN: 1071-1023</identifier><identifier>EISSN: 1520-8567</identifier><identifier>DOI: 10.1116/1.2055327</identifier><identifier>CODEN: JVTBD9</identifier><language>eng</language><ispartof>Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2005-09, Vol.23 (5), p.2184-2188</ispartof><rights>American Vacuum Society</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c299t-2a21bbf0d307fef7c76926a53f34c6750a7b615e91f13239fd31de8e887bd8753</citedby><cites>FETCH-LOGICAL-c299t-2a21bbf0d307fef7c76926a53f34c6750a7b615e91f13239fd31de8e887bd8753</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,780,784,794,4511,27923,27924</link.rule.ids></links><search><creatorcontrib>Gu, S.</creatorcontrib><creatorcontrib>Dunton, S. V.</creatorcontrib><creatorcontrib>Walker, A. J.</creatorcontrib><creatorcontrib>Nallamothu, S.</creatorcontrib><creatorcontrib>Chen, E. H.</creatorcontrib><creatorcontrib>Mahajani, M.</creatorcontrib><creatorcontrib>Herner, S. B.</creatorcontrib><creatorcontrib>Eckert, V. L.</creatorcontrib><creatorcontrib>Hu, S.</creatorcontrib><creatorcontrib>Konevecki, M.</creatorcontrib><creatorcontrib>Petti, C.</creatorcontrib><creatorcontrib>Radigan, S.</creatorcontrib><creatorcontrib>Raghuram, U.</creatorcontrib><creatorcontrib>Vyvoda, M. A.</creatorcontrib><title>Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization</title><title>Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures</title><description>We describe a manufacturing method (US Patent No. 6,713,371) to enhance the grain size of polysilicon films prepared by solid phase crystallization of amorphous silicon films. This technique requires deposition of silicon nuclei between two layers of amorphous silicon films. Grain size is controllable by varying the density of nuclei. Film deposition and crystallization can be conducted with commercially available semiconductor equipments in a single batch. The method does not require extra manufacturing steps after low pressure chemical vapor deposition of silicon films other than solid phase crystallization, making it easy to integrate into a metal-oxide-silicon technology. This article discusses characteristics of polysilicon films and thin-film-transistor-silicon-oxide-nitride-oxide-silicon memory cells formed using the method. Many layers of such cells can be vertically stacked for ultrahigh density file storage applications.</description><issn>0734-211X</issn><issn>1071-1023</issn><issn>1520-8567</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNp9kMtKAzEUhoMoWKsL3yBbhdRcmsnMUoo3KLip4G7I5NJGMklJpuL4Xr6fU1t1Ibg6nP985z8_B4BzgieEkOKKTCjmnFFxAEaEU4xKXohDMMKCTREl5PkYnOT8gjEuOGMj8LFYJWOQdq0J2cUgPexWLiDrfIu6JAcxdzHB7LxTMaD45rRBwXVpW3fdfgZb08bUQ2W8hzam1mg4qF6mpYHLJF0YXN4HcR19_72zvZPhJruwhGGjvHHQBb1RA5ajdwO8ktlAlfrcSe_du-yGlKfgyEqfzdm-jsHT7c1ido_mj3cPs-s5UrSqOkQlJU1jsWZYWGOFEkVFC8mZZVNVCI6laArCTUUsYZRVVjOiTWnKUjS6FJyNwcXOV6WYczK2XifXytTXBNfbf9ek3v97YC93bFau-0r5A7_G9AvWa23_g_86fwKvnpTn</recordid><startdate>20050901</startdate><enddate>20050901</enddate><creator>Gu, S.</creator><creator>Dunton, S. V.</creator><creator>Walker, A. J.</creator><creator>Nallamothu, S.</creator><creator>Chen, E. H.</creator><creator>Mahajani, M.</creator><creator>Herner, S. B.</creator><creator>Eckert, V. L.</creator><creator>Hu, S.</creator><creator>Konevecki, M.</creator><creator>Petti, C.</creator><creator>Radigan, S.</creator><creator>Raghuram, U.</creator><creator>Vyvoda, M. A.</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20050901</creationdate><title>Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization</title><author>Gu, S. ; Dunton, S. V. ; Walker, A. J. ; Nallamothu, S. ; Chen, E. H. ; Mahajani, M. ; Herner, S. B. ; Eckert, V. L. ; Hu, S. ; Konevecki, M. ; Petti, C. ; Radigan, S. ; Raghuram, U. ; Vyvoda, M. A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c299t-2a21bbf0d307fef7c76926a53f34c6750a7b615e91f13239fd31de8e887bd8753</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Gu, S.</creatorcontrib><creatorcontrib>Dunton, S. V.</creatorcontrib><creatorcontrib>Walker, A. J.</creatorcontrib><creatorcontrib>Nallamothu, S.</creatorcontrib><creatorcontrib>Chen, E. H.</creatorcontrib><creatorcontrib>Mahajani, M.</creatorcontrib><creatorcontrib>Herner, S. B.</creatorcontrib><creatorcontrib>Eckert, V. L.</creatorcontrib><creatorcontrib>Hu, S.</creatorcontrib><creatorcontrib>Konevecki, M.</creatorcontrib><creatorcontrib>Petti, C.</creatorcontrib><creatorcontrib>Radigan, S.</creatorcontrib><creatorcontrib>Raghuram, U.</creatorcontrib><creatorcontrib>Vyvoda, M. A.</creatorcontrib><collection>CrossRef</collection><jtitle>Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Gu, S.</au><au>Dunton, S. V.</au><au>Walker, A. J.</au><au>Nallamothu, S.</au><au>Chen, E. H.</au><au>Mahajani, M.</au><au>Herner, S. B.</au><au>Eckert, V. L.</au><au>Hu, S.</au><au>Konevecki, M.</au><au>Petti, C.</au><au>Radigan, S.</au><au>Raghuram, U.</au><au>Vyvoda, M. A.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization</atitle><jtitle>Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures</jtitle><date>2005-09-01</date><risdate>2005</risdate><volume>23</volume><issue>5</issue><spage>2184</spage><epage>2188</epage><pages>2184-2188</pages><issn>0734-211X</issn><issn>1071-1023</issn><eissn>1520-8567</eissn><coden>JVTBD9</coden><abstract>We describe a manufacturing method (US Patent No. 6,713,371) to enhance the grain size of polysilicon films prepared by solid phase crystallization of amorphous silicon films. This technique requires deposition of silicon nuclei between two layers of amorphous silicon films. Grain size is controllable by varying the density of nuclei. Film deposition and crystallization can be conducted with commercially available semiconductor equipments in a single batch. The method does not require extra manufacturing steps after low pressure chemical vapor deposition of silicon films other than solid phase crystallization, making it easy to integrate into a metal-oxide-silicon technology. This article discusses characteristics of polysilicon films and thin-film-transistor-silicon-oxide-nitride-oxide-silicon memory cells formed using the method. Many layers of such cells can be vertically stacked for ultrahigh density file storage applications.</abstract><doi>10.1116/1.2055327</doi><tpages>5</tpages></addata></record> |
fulltext | fulltext |
identifier | ISSN: 0734-211X |
ispartof | Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 2005-09, Vol.23 (5), p.2184-2188 |
issn | 0734-211X 1071-1023 1520-8567 |
language | eng |
recordid | cdi_crossref_primary_10_1116_1_2055327 |
source | AIP Journals Complete |
title | Three-dimensional thin-film-transistor silicon-oxide-nitride-oxide-silicon memory cell formed on large grain sized polysilicon films using nuclei induced solid phase crystallization |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T16%3A33%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-scitation_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Three-dimensional%20thin-film-transistor%20silicon-oxide-nitride-oxide-silicon%20memory%20cell%20formed%20on%20large%20grain%20sized%20polysilicon%20films%20using%20nuclei%20induced%20solid%20phase%20crystallization&rft.jtitle=Journal%20of%20Vacuum%20Science%20&%20Technology%20B:%20Microelectronics%20and%20Nanometer%20Structures&rft.au=Gu,%20S.&rft.date=2005-09-01&rft.volume=23&rft.issue=5&rft.spage=2184&rft.epage=2188&rft.pages=2184-2188&rft.issn=0734-211X&rft.eissn=1520-8567&rft.coden=JVTBD9&rft_id=info:doi/10.1116/1.2055327&rft_dat=%3Cscitation_cross%3Escitation_primary_10_1116_1_2055327%3C/scitation_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |