A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs

A low-jitter digitally controlled oscillator (DCO) with multiphase differential outputs and good linearity is presented. The DCO is composed of four differential delay cells and can achieve linear tuning over a wide frequency range. The proposed fully differential delay cell comprises logic cells in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on very large scale integration (VLSI) systems 2015-04, Vol.23 (4), p.766-770
Hauptverfasser: Ming-Chiuan Su, Shyh-Jye Jou, Wei-Zen Chen
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 770
container_issue 4
container_start_page 766
container_title IEEE transactions on very large scale integration (VLSI) systems
container_volume 23
creator Ming-Chiuan Su
Shyh-Jye Jou
Wei-Zen Chen
description A low-jitter digitally controlled oscillator (DCO) with multiphase differential outputs and good linearity is presented. The DCO is composed of four differential delay cells and can achieve linear tuning over a wide frequency range. The proposed fully differential delay cell comprises logic cells in standard library and varactors. The measured rms jitter and pk-pk jitter from 2.5-GHz carrier are 2.827 and 29 ps, respectively. The power consumption is 6 mW from a 1.2 V supply. An experimental prototype is designed using 65-nm CMOS technology, and the chip area is 156 μm × 92 μm 2 .
doi_str_mv 10.1109/TVLSI.2014.2314740
format Article
fullrecord <record><control><sourceid>crossref_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TVLSI_2014_2314740</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6798731</ieee_id><sourcerecordid>10_1109_TVLSI_2014_2314740</sourcerecordid><originalsourceid>FETCH-LOGICAL-c407t-24564f564ae3979d36238939c595228bd16f7ca9315d655462788f975bdb64e83</originalsourceid><addsrcrecordid>eNo9kNtKAzEQhoMoWKsvoDd5ga05Hy7reqqs9MKqN8KS7mZtJHZLkkX69qa2ODDMMPzfXHwAXGI0wRjp68Vb9TKbEITZhFDMJENHYIQ5l4XOdZx3JGihCEan4CzGL5STTKMR-JjCqv8pnlxKNsDSel_cmGhbeOs-XTLeb2HZr1Povc_HeWyc9yb1Ab67tMqhrrPBrpMzHj4PPrnNKtNwPqTNkOI5OOmMj_biMMfg9f5uUT4W1fxhVk6romFIpoIwLliX21iqpW6pIFRpqhuuOSFq2WLRycZoinkrOGeCSKU6LfmyXQpmFR0Dsv_bhD7GYLt6E9y3Cdsao3rnp_7zU-_81Ac_GbraQ85a-w8IqZWkmP4CZtthgQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs</title><source>IEEE Electronic Library (IEL)</source><creator>Ming-Chiuan Su ; Shyh-Jye Jou ; Wei-Zen Chen</creator><creatorcontrib>Ming-Chiuan Su ; Shyh-Jye Jou ; Wei-Zen Chen</creatorcontrib><description>A low-jitter digitally controlled oscillator (DCO) with multiphase differential outputs and good linearity is presented. The DCO is composed of four differential delay cells and can achieve linear tuning over a wide frequency range. The proposed fully differential delay cell comprises logic cells in standard library and varactors. The measured rms jitter and pk-pk jitter from 2.5-GHz carrier are 2.827 and 29 ps, respectively. The power consumption is 6 mW from a 1.2 V supply. An experimental prototype is designed using 65-nm CMOS technology, and the chip area is 156 μm × 92 μm 2 .</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2014.2314740</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>IEEE</publisher><subject>All-digital ; CMOS integrated circuits ; Delays ; differential ; digitally controlled oscillator (DCO) ; Inverters ; Jitter ; low jitter ; multiphase ; Oscillators ; Tuning ; Varactors</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2015-04, Vol.23 (4), p.766-770</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c407t-24564f564ae3979d36238939c595228bd16f7ca9315d655462788f975bdb64e83</citedby><cites>FETCH-LOGICAL-c407t-24564f564ae3979d36238939c595228bd16f7ca9315d655462788f975bdb64e83</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6798731$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,778,782,794,27911,27912,54745</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6798731$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Ming-Chiuan Su</creatorcontrib><creatorcontrib>Shyh-Jye Jou</creatorcontrib><creatorcontrib>Wei-Zen Chen</creatorcontrib><title>A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>A low-jitter digitally controlled oscillator (DCO) with multiphase differential outputs and good linearity is presented. The DCO is composed of four differential delay cells and can achieve linear tuning over a wide frequency range. The proposed fully differential delay cell comprises logic cells in standard library and varactors. The measured rms jitter and pk-pk jitter from 2.5-GHz carrier are 2.827 and 29 ps, respectively. The power consumption is 6 mW from a 1.2 V supply. An experimental prototype is designed using 65-nm CMOS technology, and the chip area is 156 μm × 92 μm 2 .</description><subject>All-digital</subject><subject>CMOS integrated circuits</subject><subject>Delays</subject><subject>differential</subject><subject>digitally controlled oscillator (DCO)</subject><subject>Inverters</subject><subject>Jitter</subject><subject>low jitter</subject><subject>multiphase</subject><subject>Oscillators</subject><subject>Tuning</subject><subject>Varactors</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2015</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kNtKAzEQhoMoWKsvoDd5ga05Hy7reqqs9MKqN8KS7mZtJHZLkkX69qa2ODDMMPzfXHwAXGI0wRjp68Vb9TKbEITZhFDMJENHYIQ5l4XOdZx3JGihCEan4CzGL5STTKMR-JjCqv8pnlxKNsDSel_cmGhbeOs-XTLeb2HZr1Povc_HeWyc9yb1Ab67tMqhrrPBrpMzHj4PPrnNKtNwPqTNkOI5OOmMj_biMMfg9f5uUT4W1fxhVk6romFIpoIwLliX21iqpW6pIFRpqhuuOSFq2WLRycZoinkrOGeCSKU6LfmyXQpmFR0Dsv_bhD7GYLt6E9y3Cdsao3rnp_7zU-_81Ac_GbraQ85a-w8IqZWkmP4CZtthgQ</recordid><startdate>20150401</startdate><enddate>20150401</enddate><creator>Ming-Chiuan Su</creator><creator>Shyh-Jye Jou</creator><creator>Wei-Zen Chen</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20150401</creationdate><title>A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs</title><author>Ming-Chiuan Su ; Shyh-Jye Jou ; Wei-Zen Chen</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c407t-24564f564ae3979d36238939c595228bd16f7ca9315d655462788f975bdb64e83</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2015</creationdate><topic>All-digital</topic><topic>CMOS integrated circuits</topic><topic>Delays</topic><topic>differential</topic><topic>digitally controlled oscillator (DCO)</topic><topic>Inverters</topic><topic>Jitter</topic><topic>low jitter</topic><topic>multiphase</topic><topic>Oscillators</topic><topic>Tuning</topic><topic>Varactors</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Ming-Chiuan Su</creatorcontrib><creatorcontrib>Shyh-Jye Jou</creatorcontrib><creatorcontrib>Wei-Zen Chen</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Ming-Chiuan Su</au><au>Shyh-Jye Jou</au><au>Wei-Zen Chen</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2015-04-01</date><risdate>2015</risdate><volume>23</volume><issue>4</issue><spage>766</spage><epage>770</epage><pages>766-770</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>A low-jitter digitally controlled oscillator (DCO) with multiphase differential outputs and good linearity is presented. The DCO is composed of four differential delay cells and can achieve linear tuning over a wide frequency range. The proposed fully differential delay cell comprises logic cells in standard library and varactors. The measured rms jitter and pk-pk jitter from 2.5-GHz carrier are 2.827 and 29 ps, respectively. The power consumption is 6 mW from a 1.2 V supply. An experimental prototype is designed using 65-nm CMOS technology, and the chip area is 156 μm × 92 μm 2 .</abstract><pub>IEEE</pub><doi>10.1109/TVLSI.2014.2314740</doi><tpages>5</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1063-8210
ispartof IEEE transactions on very large scale integration (VLSI) systems, 2015-04, Vol.23 (4), p.766-770
issn 1063-8210
1557-9999
language eng
recordid cdi_crossref_primary_10_1109_TVLSI_2014_2314740
source IEEE Electronic Library (IEL)
subjects All-digital
CMOS integrated circuits
Delays
differential
digitally controlled oscillator (DCO)
Inverters
Jitter
low jitter
multiphase
Oscillators
Tuning
Varactors
title A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T00%3A07%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Low-Jitter%20Cell-Based%20Digitally%20Controlled%20Oscillator%20With%20Differential%20Multiphase%20Outputs&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Ming-Chiuan%20Su&rft.date=2015-04-01&rft.volume=23&rft.issue=4&rft.spage=766&rft.epage=770&rft.pages=766-770&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2014.2314740&rft_dat=%3Ccrossref_RIE%3E10_1109_TVLSI_2014_2314740%3C/crossref_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=6798731&rfr_iscdi=true