Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications
Multiprocessor systems-on-chip (MPSoC) pose a considerable validation challenge due to their size and complexity. We approach the problem of MPSoC validation through a tool that employs a reusable abstract executable specification written in C++. The tool effectively leverages a simulation-based, tr...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on very large scale integration (VLSI) systems 2008-04, Vol.16 (4), p.388-396 |
|---|---|
| Hauptverfasser: | , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 396 |
|---|---|
| container_issue | 4 |
| container_start_page | 388 |
| container_title | IEEE transactions on very large scale integration (VLSI) systems |
| container_volume | 16 |
| creator | Bhadra, J. Trofimova, E. Abadir, M.S. |
| description | Multiprocessor systems-on-chip (MPSoC) pose a considerable validation challenge due to their size and complexity. We approach the problem of MPSoC validation through a tool that employs a reusable abstract executable specification written in C++. The tool effectively leverages a simulation-based, trace-driven mechanism. Traces are computed by simulating a system level register-transfer level (RTL) implementation of an MPSoC. The tool then analyzes the traces for correctness by checking them across executions of the abstract executable specification. We have effectively used the tool on various live MPSoC design projects based on the Power Architecture technology (The Power Architecture and Power.org wordmarks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.). We demonstrate the effectiveness of the technique through results from these projects where we uncovered a number of design errors not found by any other technique. |
| doi_str_mv | 10.1109/TVLSI.2008.917418 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TVLSI_2008_917418</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4459692</ieee_id><sourcerecordid>2545354751</sourcerecordid><originalsourceid>FETCH-LOGICAL-c292t-80ab2267ef63dce5620aa1ed4884a788aa8c51c149884fc26a12a557a0df84463</originalsourceid><addsrcrecordid>eNo9kEFOwzAQRS0EEqVwAMQmYp9iO05iL0tVoFIRlRq6YGO5zqRJFeJiJ4LuOQlH4yS4BDGbGY3-n9F_CF0SPCIEi5tsNV_ORhRjPhIkZYQfoQGJ4zQUvo79jJMo5JTgU3Tm3BZjwpjAA_SyUnWVq7ZqNsHCvIMNxlaXVQu67Sx8f34FGeiyMbXZ7MNb5SAPHhdLM3FBVlrTbcpg-gG6a9W6hmC5A10VlfbnTOPO0UmhagcXf32Inu-m2eQhnD_dzybjeaipoG3IsVpTmqRQJFGuIU4oVopAzjhnKuVcKa5jogkTflFomihClU-mcF5wxpJoiK77uztr3jpwrdyazjb-pRSERsRHTb2I9CJtjXMWCrmz1auye0mwPBCUvwTlgaDsCXrPVe-pAOBfz1gsEkGjHzvjblE</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>912310147</pqid></control><display><type>article</type><title>Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications</title><source>IEEE Electronic Library (IEL)</source><creator>Bhadra, J. ; Trofimova, E. ; Abadir, M.S.</creator><creatorcontrib>Bhadra, J. ; Trofimova, E. ; Abadir, M.S.</creatorcontrib><description>Multiprocessor systems-on-chip (MPSoC) pose a considerable validation challenge due to their size and complexity. We approach the problem of MPSoC validation through a tool that employs a reusable abstract executable specification written in C++. The tool effectively leverages a simulation-based, trace-driven mechanism. Traces are computed by simulating a system level register-transfer level (RTL) implementation of an MPSoC. The tool then analyzes the traces for correctness by checking them across executions of the abstract executable specification. We have effectively used the tool on various live MPSoC design projects based on the Power Architecture technology (The Power Architecture and Power.org wordmarks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.). We demonstrate the effectiveness of the technique through results from these projects where we uncovered a number of design errors not found by any other technique.</description><identifier>ISSN: 1063-8210</identifier><identifier>EISSN: 1557-9999</identifier><identifier>DOI: 10.1109/TVLSI.2008.917418</identifier><identifier>CODEN: IEVSE9</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Computational modeling ; Computer architecture ; Executable specification ; Intellectual property ; Manufacturing processes ; multi-core verification ; Parallel processing ; Semiconductor device manufacture ; System-on-a-chip ; system-on-chip (SoC) verification ; Time to market ; trace-based verification ; Trademarks ; Transportation</subject><ispartof>IEEE transactions on very large scale integration (VLSI) systems, 2008-04, Vol.16 (4), p.388-396</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2008</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c292t-80ab2267ef63dce5620aa1ed4884a788aa8c51c149884fc26a12a557a0df84463</citedby><cites>FETCH-LOGICAL-c292t-80ab2267ef63dce5620aa1ed4884a788aa8c51c149884fc26a12a557a0df84463</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4459692$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27923,27924,54757</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4459692$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bhadra, J.</creatorcontrib><creatorcontrib>Trofimova, E.</creatorcontrib><creatorcontrib>Abadir, M.S.</creatorcontrib><title>Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications</title><title>IEEE transactions on very large scale integration (VLSI) systems</title><addtitle>TVLSI</addtitle><description>Multiprocessor systems-on-chip (MPSoC) pose a considerable validation challenge due to their size and complexity. We approach the problem of MPSoC validation through a tool that employs a reusable abstract executable specification written in C++. The tool effectively leverages a simulation-based, trace-driven mechanism. Traces are computed by simulating a system level register-transfer level (RTL) implementation of an MPSoC. The tool then analyzes the traces for correctness by checking them across executions of the abstract executable specification. We have effectively used the tool on various live MPSoC design projects based on the Power Architecture technology (The Power Architecture and Power.org wordmarks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.). We demonstrate the effectiveness of the technique through results from these projects where we uncovered a number of design errors not found by any other technique.</description><subject>Computational modeling</subject><subject>Computer architecture</subject><subject>Executable specification</subject><subject>Intellectual property</subject><subject>Manufacturing processes</subject><subject>multi-core verification</subject><subject>Parallel processing</subject><subject>Semiconductor device manufacture</subject><subject>System-on-a-chip</subject><subject>system-on-chip (SoC) verification</subject><subject>Time to market</subject><subject>trace-based verification</subject><subject>Trademarks</subject><subject>Transportation</subject><issn>1063-8210</issn><issn>1557-9999</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kEFOwzAQRS0EEqVwAMQmYp9iO05iL0tVoFIRlRq6YGO5zqRJFeJiJ4LuOQlH4yS4BDGbGY3-n9F_CF0SPCIEi5tsNV_ORhRjPhIkZYQfoQGJ4zQUvo79jJMo5JTgU3Tm3BZjwpjAA_SyUnWVq7ZqNsHCvIMNxlaXVQu67Sx8f34FGeiyMbXZ7MNb5SAPHhdLM3FBVlrTbcpg-gG6a9W6hmC5A10VlfbnTOPO0UmhagcXf32Inu-m2eQhnD_dzybjeaipoG3IsVpTmqRQJFGuIU4oVopAzjhnKuVcKa5jogkTflFomihClU-mcF5wxpJoiK77uztr3jpwrdyazjb-pRSERsRHTb2I9CJtjXMWCrmz1auye0mwPBCUvwTlgaDsCXrPVe-pAOBfz1gsEkGjHzvjblE</recordid><startdate>200804</startdate><enddate>200804</enddate><creator>Bhadra, J.</creator><creator>Trofimova, E.</creator><creator>Abadir, M.S.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>200804</creationdate><title>Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications</title><author>Bhadra, J. ; Trofimova, E. ; Abadir, M.S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c292t-80ab2267ef63dce5620aa1ed4884a788aa8c51c149884fc26a12a557a0df84463</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>Computational modeling</topic><topic>Computer architecture</topic><topic>Executable specification</topic><topic>Intellectual property</topic><topic>Manufacturing processes</topic><topic>multi-core verification</topic><topic>Parallel processing</topic><topic>Semiconductor device manufacture</topic><topic>System-on-a-chip</topic><topic>system-on-chip (SoC) verification</topic><topic>Time to market</topic><topic>trace-based verification</topic><topic>Trademarks</topic><topic>Transportation</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Bhadra, J.</creatorcontrib><creatorcontrib>Trofimova, E.</creatorcontrib><creatorcontrib>Abadir, M.S.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bhadra, J.</au><au>Trofimova, E.</au><au>Abadir, M.S.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications</atitle><jtitle>IEEE transactions on very large scale integration (VLSI) systems</jtitle><stitle>TVLSI</stitle><date>2008-04</date><risdate>2008</risdate><volume>16</volume><issue>4</issue><spage>388</spage><epage>396</epage><pages>388-396</pages><issn>1063-8210</issn><eissn>1557-9999</eissn><coden>IEVSE9</coden><abstract>Multiprocessor systems-on-chip (MPSoC) pose a considerable validation challenge due to their size and complexity. We approach the problem of MPSoC validation through a tool that employs a reusable abstract executable specification written in C++. The tool effectively leverages a simulation-based, trace-driven mechanism. Traces are computed by simulating a system level register-transfer level (RTL) implementation of an MPSoC. The tool then analyzes the traces for correctness by checking them across executions of the abstract executable specification. We have effectively used the tool on various live MPSoC design projects based on the Power Architecture technology (The Power Architecture and Power.org wordmarks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.). We demonstrate the effectiveness of the technique through results from these projects where we uncovered a number of design errors not found by any other technique.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TVLSI.2008.917418</doi><tpages>9</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1063-8210 |
| ispartof | IEEE transactions on very large scale integration (VLSI) systems, 2008-04, Vol.16 (4), p.388-396 |
| issn | 1063-8210 1557-9999 |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_TVLSI_2008_917418 |
| source | IEEE Electronic Library (IEL) |
| subjects | Computational modeling Computer architecture Executable specification Intellectual property Manufacturing processes multi-core verification Parallel processing Semiconductor device manufacture System-on-a-chip system-on-chip (SoC) verification Time to market trace-based verification Trademarks Transportation |
| title | Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T09%3A30%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Validating%20Power%20Architecture%E2%84%A2%20Technology-Based%20MPSoCs%20Through%20Executable%20Specifications&rft.jtitle=IEEE%20transactions%20on%20very%20large%20scale%20integration%20(VLSI)%20systems&rft.au=Bhadra,%20J.&rft.date=2008-04&rft.volume=16&rft.issue=4&rft.spage=388&rft.epage=396&rft.pages=388-396&rft.issn=1063-8210&rft.eissn=1557-9999&rft.coden=IEVSE9&rft_id=info:doi/10.1109/TVLSI.2008.917418&rft_dat=%3Cproquest_RIE%3E2545354751%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=912310147&rft_id=info:pmid/&rft_ieee_id=4459692&rfr_iscdi=true |