Execution cache-based microarchitecture for power-efficient superscalar processors

This paper investigates a possible solution to the problem of power consumption in superscalar, out-of-order processors by proposing a new microarchitecture, specifically designed to reduce increasing power requirements of high-end processors. More precisely, we show that by modifying the well-estab...

Ausführliche Beschreibung