Array Test Structures for Gate Dielectric Integrity Measurements and Statistics
An array test structure for highly parallelized stressing and measurements of ultrathin MOS gate dielectrics is presented. The array test structure consisting of thousands of NMOS devices under test (DUTs) provides a large and significant statistical base for analysis of dielectric breakdown and the...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on semiconductor manufacturing 2012-05, Vol.25 (2), p.130-135 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 135 |
|---|---|
| container_issue | 2 |
| container_start_page | 130 |
| container_title | IEEE transactions on semiconductor manufacturing |
| container_volume | 25 |
| creator | Hafkemeyer, K. M. Domdey, A. Schroeder, D. Krautschneider, W. H. |
| description | An array test structure for highly parallelized stressing and measurements of ultrathin MOS gate dielectrics is presented. The array test structure consisting of thousands of NMOS devices under test (DUTs) provides a large and significant statistical base for analysis of dielectric breakdown and the stress induced degradation of transistor parameters. The test array has been fabricated in a standard mixed-mode 130 nm CMOS technology. As such technologies offer both thin and thick gate dielectrics for MOS transistors, different gate dielectric thicknesses have been chosen for DUTs and digital control logic which gives the possibility to stress the DUTs with high gate voltages and prevent the control logic from degradation. |
| doi_str_mv | 10.1109/TSM.2011.2181647 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TSM_2011_2181647</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>6112689</ieee_id><sourcerecordid>2651651941</sourcerecordid><originalsourceid>FETCH-LOGICAL-c277t-99a007ed74eb552860a3c58598ff974d4864b67f287b6ebb59d0cb6feff4337d3</originalsourceid><addsrcrecordid>eNpdkD1PwzAURS0EEqWwI7FEYmFJsR1_jlWBUqlVh5Y5cpxnlCpNiu0M_fe4asXA9JZz77s6CD0SPCEE69ftZjWhmJAJJYoIJq_QiHCuclowfo1GWGmWC47lLboLYYcxYUzLEVpPvTfHbAshZpvoBxsHDyFzvc_mJkL21kALNvrGZosuwrdv4jFbgQkJ20MXQ2a6OiVNbEJsbLhHN860AR4ud4y-Pt63s898uZ4vZtNlbqmUMdfaYCyhlgwqzqkS2BSWK66Vc1qyminBKiEdVbISUFVc19hWwoFzrChkXYzRy7n34PufIa0v902w0Lamg34IJcGUKqYUkwl9_ofu-sF3aV2ikjua_p8ofKas70Pw4MqDb_bGHxNUngyXyXB5MlxeDKfI0znSAMAfLgihQuniF45LdtE</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1011025287</pqid></control><display><type>article</type><title>Array Test Structures for Gate Dielectric Integrity Measurements and Statistics</title><source>IEEE Electronic Library (IEL)</source><creator>Hafkemeyer, K. M. ; Domdey, A. ; Schroeder, D. ; Krautschneider, W. H.</creator><creatorcontrib>Hafkemeyer, K. M. ; Domdey, A. ; Schroeder, D. ; Krautschneider, W. H.</creatorcontrib><description>An array test structure for highly parallelized stressing and measurements of ultrathin MOS gate dielectrics is presented. The array test structure consisting of thousands of NMOS devices under test (DUTs) provides a large and significant statistical base for analysis of dielectric breakdown and the stress induced degradation of transistor parameters. The test array has been fabricated in a standard mixed-mode 130 nm CMOS technology. As such technologies offer both thin and thick gate dielectrics for MOS transistors, different gate dielectric thicknesses have been chosen for DUTs and digital control logic which gives the possibility to stress the DUTs with high gate voltages and prevent the control logic from degradation.</description><identifier>ISSN: 0894-6507</identifier><identifier>EISSN: 1558-2345</identifier><identifier>DOI: 10.1109/TSM.2011.2181647</identifier><identifier>CODEN: ITSMED</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Arrays ; Current measurement ; Degradation ; dielectric breakdown ; Dielectrics ; Gates ; Logic ; Logic gates ; Metal oxide semiconductors ; MOS devices ; semiconductor device reliability ; Semiconductors ; Stress ; Transistors ; Tunneling</subject><ispartof>IEEE transactions on semiconductor manufacturing, 2012-05, Vol.25 (2), p.130-135</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) May 2012</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c277t-99a007ed74eb552860a3c58598ff974d4864b67f287b6ebb59d0cb6feff4337d3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/6112689$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/6112689$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Hafkemeyer, K. M.</creatorcontrib><creatorcontrib>Domdey, A.</creatorcontrib><creatorcontrib>Schroeder, D.</creatorcontrib><creatorcontrib>Krautschneider, W. H.</creatorcontrib><title>Array Test Structures for Gate Dielectric Integrity Measurements and Statistics</title><title>IEEE transactions on semiconductor manufacturing</title><addtitle>TSM</addtitle><description>An array test structure for highly parallelized stressing and measurements of ultrathin MOS gate dielectrics is presented. The array test structure consisting of thousands of NMOS devices under test (DUTs) provides a large and significant statistical base for analysis of dielectric breakdown and the stress induced degradation of transistor parameters. The test array has been fabricated in a standard mixed-mode 130 nm CMOS technology. As such technologies offer both thin and thick gate dielectrics for MOS transistors, different gate dielectric thicknesses have been chosen for DUTs and digital control logic which gives the possibility to stress the DUTs with high gate voltages and prevent the control logic from degradation.</description><subject>Arrays</subject><subject>Current measurement</subject><subject>Degradation</subject><subject>dielectric breakdown</subject><subject>Dielectrics</subject><subject>Gates</subject><subject>Logic</subject><subject>Logic gates</subject><subject>Metal oxide semiconductors</subject><subject>MOS devices</subject><subject>semiconductor device reliability</subject><subject>Semiconductors</subject><subject>Stress</subject><subject>Transistors</subject><subject>Tunneling</subject><issn>0894-6507</issn><issn>1558-2345</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2012</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkD1PwzAURS0EEqWwI7FEYmFJsR1_jlWBUqlVh5Y5cpxnlCpNiu0M_fe4asXA9JZz77s6CD0SPCEE69ftZjWhmJAJJYoIJq_QiHCuclowfo1GWGmWC47lLboLYYcxYUzLEVpPvTfHbAshZpvoBxsHDyFzvc_mJkL21kALNvrGZosuwrdv4jFbgQkJ20MXQ2a6OiVNbEJsbLhHN860AR4ud4y-Pt63s898uZ4vZtNlbqmUMdfaYCyhlgwqzqkS2BSWK66Vc1qyminBKiEdVbISUFVc19hWwoFzrChkXYzRy7n34PufIa0v902w0Lamg34IJcGUKqYUkwl9_ofu-sF3aV2ikjua_p8ofKas70Pw4MqDb_bGHxNUngyXyXB5MlxeDKfI0znSAMAfLgihQuniF45LdtE</recordid><startdate>20120501</startdate><enddate>20120501</enddate><creator>Hafkemeyer, K. M.</creator><creator>Domdey, A.</creator><creator>Schroeder, D.</creator><creator>Krautschneider, W. H.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20120501</creationdate><title>Array Test Structures for Gate Dielectric Integrity Measurements and Statistics</title><author>Hafkemeyer, K. M. ; Domdey, A. ; Schroeder, D. ; Krautschneider, W. H.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c277t-99a007ed74eb552860a3c58598ff974d4864b67f287b6ebb59d0cb6feff4337d3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2012</creationdate><topic>Arrays</topic><topic>Current measurement</topic><topic>Degradation</topic><topic>dielectric breakdown</topic><topic>Dielectrics</topic><topic>Gates</topic><topic>Logic</topic><topic>Logic gates</topic><topic>Metal oxide semiconductors</topic><topic>MOS devices</topic><topic>semiconductor device reliability</topic><topic>Semiconductors</topic><topic>Stress</topic><topic>Transistors</topic><topic>Tunneling</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Hafkemeyer, K. M.</creatorcontrib><creatorcontrib>Domdey, A.</creatorcontrib><creatorcontrib>Schroeder, D.</creatorcontrib><creatorcontrib>Krautschneider, W. H.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on semiconductor manufacturing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hafkemeyer, K. M.</au><au>Domdey, A.</au><au>Schroeder, D.</au><au>Krautschneider, W. H.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Array Test Structures for Gate Dielectric Integrity Measurements and Statistics</atitle><jtitle>IEEE transactions on semiconductor manufacturing</jtitle><stitle>TSM</stitle><date>2012-05-01</date><risdate>2012</risdate><volume>25</volume><issue>2</issue><spage>130</spage><epage>135</epage><pages>130-135</pages><issn>0894-6507</issn><eissn>1558-2345</eissn><coden>ITSMED</coden><abstract>An array test structure for highly parallelized stressing and measurements of ultrathin MOS gate dielectrics is presented. The array test structure consisting of thousands of NMOS devices under test (DUTs) provides a large and significant statistical base for analysis of dielectric breakdown and the stress induced degradation of transistor parameters. The test array has been fabricated in a standard mixed-mode 130 nm CMOS technology. As such technologies offer both thin and thick gate dielectrics for MOS transistors, different gate dielectric thicknesses have been chosen for DUTs and digital control logic which gives the possibility to stress the DUTs with high gate voltages and prevent the control logic from degradation.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TSM.2011.2181647</doi><tpages>6</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0894-6507 |
| ispartof | IEEE transactions on semiconductor manufacturing, 2012-05, Vol.25 (2), p.130-135 |
| issn | 0894-6507 1558-2345 |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_TSM_2011_2181647 |
| source | IEEE Electronic Library (IEL) |
| subjects | Arrays Current measurement Degradation dielectric breakdown Dielectrics Gates Logic Logic gates Metal oxide semiconductors MOS devices semiconductor device reliability Semiconductors Stress Transistors Tunneling |
| title | Array Test Structures for Gate Dielectric Integrity Measurements and Statistics |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T04%3A34%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Array%20Test%20Structures%20for%20Gate%20Dielectric%20Integrity%20Measurements%20and%20Statistics&rft.jtitle=IEEE%20transactions%20on%20semiconductor%20manufacturing&rft.au=Hafkemeyer,%20K.%20M.&rft.date=2012-05-01&rft.volume=25&rft.issue=2&rft.spage=130&rft.epage=135&rft.pages=130-135&rft.issn=0894-6507&rft.eissn=1558-2345&rft.coden=ITSMED&rft_id=info:doi/10.1109/TSM.2011.2181647&rft_dat=%3Cproquest_RIE%3E2651651941%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1011025287&rft_id=info:pmid/&rft_ieee_id=6112689&rfr_iscdi=true |