An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter

This paper presents a new calibration method for a Vernier-based time-to-digital converter (TDC). In the proposed method, delay lines in the TDC are configured as on-chip ring oscillators for generating a sequence of time events. These time events are applied to the TDC in the calibration mode, and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on instrumentation and measurement 2010-02, Vol.59 (2), p.463-469
Hauptverfasser: Rashidzadeh, R., Ahmadi, M., Miller, W.C.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 469
container_issue 2
container_start_page 463
container_title IEEE transactions on instrumentation and measurement
container_volume 59
creator Rashidzadeh, R.
Ahmadi, M.
Miller, W.C.
description This paper presents a new calibration method for a Vernier-based time-to-digital converter (TDC). In the proposed method, delay lines in the TDC are configured as on-chip ring oscillators for generating a sequence of time events. These time events are applied to the TDC in the calibration mode, and then, the probability distribution of output codes is determined. The variations of the quantization step and the actual transfer characteristic representing the TDC are estimated through statistical analysis of the output codes. The proposed method eliminates the need for accurate external sources typically used for TDC calibration. Simulation and experimental results using a field-programmable gate array platform indicate that the method can successfully be employed to calibrate high-resolution TDCs with reasonable accuracy.
doi_str_mv 10.1109/TIM.2009.2024699
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TIM_2009_2024699</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5256168</ieee_id><sourcerecordid>2289366871</sourcerecordid><originalsourceid>FETCH-LOGICAL-c420t-fbfaafcb041a313100efb06558964b60aafa1da0ad0363eda950298e282bd4073</originalsourceid><addsrcrecordid>eNqFkT1PwzAQhi0EEuVjR2KJWJhczo7t2GMpX5WKGAisltNcwFUaFztF4t8TVNSBheXe4Z73pNNDyBmDMWNgrsrZ45gDmGFwoYzZIyMmZUGNUnyfjACYpkZIdUiOUloCQKFEMSLlpMsmbUtv_JvvXZs9Y9vQqWt9FV3vQ5c9Yv8e6qwJMXPZK8bOY6TXLmGdlX6FtA-77jR0nxh7jCfkoHFtwtPfPCYvd7fl9IHOn-5n08mcLgSHnjZV41yzqEAwl7OcAWBTgZJSGyUqBcPSsdqBqyFXOdbOSOBGI9e8qgUU-TG53N5dx_CxwdTblU8LbFvXYdgkq5XRQoKCf8lC5gUXTPGBvPhDLsMmdsMbVkslhFZMDhBsoUUMKUVs7Dr6lYtfloH90WEHHfZHh_3VMVTOtxWPiDtccqmY0vk31cCEZQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>856448615</pqid></control><display><type>article</type><title>An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter</title><source>IEEE Electronic Library (IEL)</source><creator>Rashidzadeh, R. ; Ahmadi, M. ; Miller, W.C.</creator><creatorcontrib>Rashidzadeh, R. ; Ahmadi, M. ; Miller, W.C.</creatorcontrib><description>This paper presents a new calibration method for a Vernier-based time-to-digital converter (TDC). In the proposed method, delay lines in the TDC are configured as on-chip ring oscillators for generating a sequence of time events. These time events are applied to the TDC in the calibration mode, and then, the probability distribution of output codes is determined. The variations of the quantization step and the actual transfer characteristic representing the TDC are estimated through statistical analysis of the output codes. The proposed method eliminates the need for accurate external sources typically used for TDC calibration. Simulation and experimental results using a field-programmable gate array platform indicate that the method can successfully be employed to calibrate high-resolution TDCs with reasonable accuracy.</description><identifier>ISSN: 0018-9456</identifier><identifier>EISSN: 1557-9662</identifier><identifier>DOI: 10.1109/TIM.2009.2024699</identifier><identifier>CODEN: IEIMAO</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Calibration ; Converters ; Delay effects ; Delay lines ; Flip-flops ; Instrumentation ; Integrated circuit measurements ; Integrated circuit synthesis ; Oscillators ; Phase locked loops ; phase-locked loop (PLL) ; Platforms ; Ring oscillators ; Simulation ; Statistical analysis ; time-to-digital converter (TDC) ; Timing ; Vernier delay line (VDL)</subject><ispartof>IEEE transactions on instrumentation and measurement, 2010-02, Vol.59 (2), p.463-469</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Feb 2010</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c420t-fbfaafcb041a313100efb06558964b60aafa1da0ad0363eda950298e282bd4073</citedby><cites>FETCH-LOGICAL-c420t-fbfaafcb041a313100efb06558964b60aafa1da0ad0363eda950298e282bd4073</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5256168$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5256168$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Rashidzadeh, R.</creatorcontrib><creatorcontrib>Ahmadi, M.</creatorcontrib><creatorcontrib>Miller, W.C.</creatorcontrib><title>An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter</title><title>IEEE transactions on instrumentation and measurement</title><addtitle>TIM</addtitle><description>This paper presents a new calibration method for a Vernier-based time-to-digital converter (TDC). In the proposed method, delay lines in the TDC are configured as on-chip ring oscillators for generating a sequence of time events. These time events are applied to the TDC in the calibration mode, and then, the probability distribution of output codes is determined. The variations of the quantization step and the actual transfer characteristic representing the TDC are estimated through statistical analysis of the output codes. The proposed method eliminates the need for accurate external sources typically used for TDC calibration. Simulation and experimental results using a field-programmable gate array platform indicate that the method can successfully be employed to calibrate high-resolution TDCs with reasonable accuracy.</description><subject>Calibration</subject><subject>Converters</subject><subject>Delay effects</subject><subject>Delay lines</subject><subject>Flip-flops</subject><subject>Instrumentation</subject><subject>Integrated circuit measurements</subject><subject>Integrated circuit synthesis</subject><subject>Oscillators</subject><subject>Phase locked loops</subject><subject>phase-locked loop (PLL)</subject><subject>Platforms</subject><subject>Ring oscillators</subject><subject>Simulation</subject><subject>Statistical analysis</subject><subject>time-to-digital converter (TDC)</subject><subject>Timing</subject><subject>Vernier delay line (VDL)</subject><issn>0018-9456</issn><issn>1557-9662</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqFkT1PwzAQhi0EEuVjR2KJWJhczo7t2GMpX5WKGAisltNcwFUaFztF4t8TVNSBheXe4Z73pNNDyBmDMWNgrsrZ45gDmGFwoYzZIyMmZUGNUnyfjACYpkZIdUiOUloCQKFEMSLlpMsmbUtv_JvvXZs9Y9vQqWt9FV3vQ5c9Yv8e6qwJMXPZK8bOY6TXLmGdlX6FtA-77jR0nxh7jCfkoHFtwtPfPCYvd7fl9IHOn-5n08mcLgSHnjZV41yzqEAwl7OcAWBTgZJSGyUqBcPSsdqBqyFXOdbOSOBGI9e8qgUU-TG53N5dx_CxwdTblU8LbFvXYdgkq5XRQoKCf8lC5gUXTPGBvPhDLsMmdsMbVkslhFZMDhBsoUUMKUVs7Dr6lYtfloH90WEHHfZHh_3VMVTOtxWPiDtccqmY0vk31cCEZQ</recordid><startdate>201002</startdate><enddate>201002</enddate><creator>Rashidzadeh, R.</creator><creator>Ahmadi, M.</creator><creator>Miller, W.C.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>201002</creationdate><title>An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter</title><author>Rashidzadeh, R. ; Ahmadi, M. ; Miller, W.C.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c420t-fbfaafcb041a313100efb06558964b60aafa1da0ad0363eda950298e282bd4073</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Calibration</topic><topic>Converters</topic><topic>Delay effects</topic><topic>Delay lines</topic><topic>Flip-flops</topic><topic>Instrumentation</topic><topic>Integrated circuit measurements</topic><topic>Integrated circuit synthesis</topic><topic>Oscillators</topic><topic>Phase locked loops</topic><topic>phase-locked loop (PLL)</topic><topic>Platforms</topic><topic>Ring oscillators</topic><topic>Simulation</topic><topic>Statistical analysis</topic><topic>time-to-digital converter (TDC)</topic><topic>Timing</topic><topic>Vernier delay line (VDL)</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Rashidzadeh, R.</creatorcontrib><creatorcontrib>Ahmadi, M.</creatorcontrib><creatorcontrib>Miller, W.C.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on instrumentation and measurement</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rashidzadeh, R.</au><au>Ahmadi, M.</au><au>Miller, W.C.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter</atitle><jtitle>IEEE transactions on instrumentation and measurement</jtitle><stitle>TIM</stitle><date>2010-02</date><risdate>2010</risdate><volume>59</volume><issue>2</issue><spage>463</spage><epage>469</epage><pages>463-469</pages><issn>0018-9456</issn><eissn>1557-9662</eissn><coden>IEIMAO</coden><abstract>This paper presents a new calibration method for a Vernier-based time-to-digital converter (TDC). In the proposed method, delay lines in the TDC are configured as on-chip ring oscillators for generating a sequence of time events. These time events are applied to the TDC in the calibration mode, and then, the probability distribution of output codes is determined. The variations of the quantization step and the actual transfer characteristic representing the TDC are estimated through statistical analysis of the output codes. The proposed method eliminates the need for accurate external sources typically used for TDC calibration. Simulation and experimental results using a field-programmable gate array platform indicate that the method can successfully be employed to calibrate high-resolution TDCs with reasonable accuracy.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TIM.2009.2024699</doi><tpages>7</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9456
ispartof IEEE transactions on instrumentation and measurement, 2010-02, Vol.59 (2), p.463-469
issn 0018-9456
1557-9662
language eng
recordid cdi_crossref_primary_10_1109_TIM_2009_2024699
source IEEE Electronic Library (IEL)
subjects Calibration
Converters
Delay effects
Delay lines
Flip-flops
Instrumentation
Integrated circuit measurements
Integrated circuit synthesis
Oscillators
Phase locked loops
phase-locked loop (PLL)
Platforms
Ring oscillators
Simulation
Statistical analysis
time-to-digital converter (TDC)
Timing
Vernier delay line (VDL)
title An All-Digital Self-Calibration Method for a Vernier-Based Time-to-Digital Converter
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T00%3A34%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=An%20All-Digital%20Self-Calibration%20Method%20for%20a%20Vernier-Based%20Time-to-Digital%20Converter&rft.jtitle=IEEE%20transactions%20on%20instrumentation%20and%20measurement&rft.au=Rashidzadeh,%20R.&rft.date=2010-02&rft.volume=59&rft.issue=2&rft.spage=463&rft.epage=469&rft.pages=463-469&rft.issn=0018-9456&rft.eissn=1557-9662&rft.coden=IEIMAO&rft_id=info:doi/10.1109/TIM.2009.2024699&rft_dat=%3Cproquest_RIE%3E2289366871%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=856448615&rft_id=info:pmid/&rft_ieee_id=5256168&rfr_iscdi=true