An Energy-Efficient Domain-Specific Architecture for Regular Expressions

Regular Expressions (REs) are a computational kernel widely used for finding patterns in data in compute-intensive tasks such as genomic markers research, signature-based detection, and database query. Although flexible on the set of searched REs, software-based solutions cannot fulfill latency or t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on emerging topics in computing 2023-01, Vol.11 (1), p.3-17
Hauptverfasser: Conficconi, Davide, Sozzo, Emanuele Del, Carloni, Filippo, Comodi, Alessandro, Scolari, Alberto, Santambrogio, Marco Domenico
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 17
container_issue 1
container_start_page 3
container_title IEEE transactions on emerging topics in computing
container_volume 11
creator Conficconi, Davide
Sozzo, Emanuele Del
Carloni, Filippo
Comodi, Alessandro
Scolari, Alberto
Santambrogio, Marco Domenico
description Regular Expressions (REs) are a computational kernel widely used for finding patterns in data in compute-intensive tasks such as genomic markers research, signature-based detection, and database query. Although flexible on the set of searched REs, software-based solutions cannot fulfill latency or throughput requirements to analyze massive data volumes at a given power budget. For this reason, many approaches exploit hardware accelerators as an offloading engine for REs matching. Indeed, various solutions rely on FPGA reconfigurability to embed automata into the reconfigurable fabric. However, this approach leads to time-consuming updates of the REs to search. This work exploits REs as sequences of basic instructions and builds a Domain-Specific Architecture (DSA), called TiReX, for RE matching on FPGAs. Our approach enables the user to change the desired RE at run-time, providing software programmability, flexibility, and specialized hardware mechanisms. Our DSA delivers performance in line with other state-of-the-art hardware approaches, while providing remarkable flexibility and we underline the importance of energy efficiency for these computations. We compared with multiple state-of-the-art software obtaining remarkable performance while achieving noticeable results with a better energy efficiency that ranges from 3× to 490× with our multi-core.
doi_str_mv 10.1109/TETC.2022.3157948
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TETC_2022_3157948</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9735153</ieee_id><sourcerecordid>2781842149</sourcerecordid><originalsourceid>FETCH-LOGICAL-c336t-64f9780274b275cbc6062630fc14c100360a582668091eeb2166997d1449b51e3</originalsourceid><addsrcrecordid>eNpNkE9Lw0AQxRdRsNR-APES8Jy4s7vZP8dSoxUKgtbzkqyTuqVN4m4C9tub0iLOZYbhvZnHj5BboBkANQ_rYr3IGGUs45ArI_QFmTCQOpUqp5f_5msyi3FLx9IgjVQTspw3SdFg2BzSoq6989j0yWO7L32Tvnfo_LhL5sF9-R5dPwRM6jYkb7gZdmVIip8uYIy-beINuarLXcTZuU_Jx9MYa5muXp9fFvNV6jiXfSpFbZSmTImKqdxVTlLJJKe1A-GAUi5pmWsmpaYGEKsxujRGfYIQpsoB-ZTcn-52of0eMPZ22w6hGV9apjRowUCYUQUnlQttjAFr2wW_L8PBArVHZvbIzB6Z2TOz0XN38nhE_NMbxXPIOf8FCI1law</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2781842149</pqid></control><display><type>article</type><title>An Energy-Efficient Domain-Specific Architecture for Regular Expressions</title><source>IEEE Electronic Library (IEL)</source><creator>Conficconi, Davide ; Sozzo, Emanuele Del ; Carloni, Filippo ; Comodi, Alessandro ; Scolari, Alberto ; Santambrogio, Marco Domenico</creator><creatorcontrib>Conficconi, Davide ; Sozzo, Emanuele Del ; Carloni, Filippo ; Comodi, Alessandro ; Scolari, Alberto ; Santambrogio, Marco Domenico</creatorcontrib><description>Regular Expressions (REs) are a computational kernel widely used for finding patterns in data in compute-intensive tasks such as genomic markers research, signature-based detection, and database query. Although flexible on the set of searched REs, software-based solutions cannot fulfill latency or throughput requirements to analyze massive data volumes at a given power budget. For this reason, many approaches exploit hardware accelerators as an offloading engine for REs matching. Indeed, various solutions rely on FPGA reconfigurability to embed automata into the reconfigurable fabric. However, this approach leads to time-consuming updates of the REs to search. This work exploits REs as sequences of basic instructions and builds a Domain-Specific Architecture (DSA), called TiReX, for RE matching on FPGAs. Our approach enables the user to change the desired RE at run-time, providing software programmability, flexibility, and specialized hardware mechanisms. Our DSA delivers performance in line with other state-of-the-art hardware approaches, while providing remarkable flexibility and we underline the importance of energy efficiency for these computations. We compared with multiple state-of-the-art software obtaining remarkable performance while achieving noticeable results with a better energy efficiency that ranges from 3× to 490× with our multi-core.</description><identifier>ISSN: 2168-6750</identifier><identifier>EISSN: 2168-6750</identifier><identifier>DOI: 10.1109/TETC.2022.3157948</identifier><identifier>CODEN: ITETBT</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Automata ; Bioinformatics ; Computer architecture ; domain-specific architecture ; Energy efficiency ; Engines ; Field programmable gate arrays ; Flexibility ; FPGA ; Genomics ; Hardware ; Matching ; multi-core ; reconfigurable ISA ; Regular expressions ; Run time (computers) ; Software</subject><ispartof>IEEE transactions on emerging topics in computing, 2023-01, Vol.11 (1), p.3-17</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c336t-64f9780274b275cbc6062630fc14c100360a582668091eeb2166997d1449b51e3</citedby><cites>FETCH-LOGICAL-c336t-64f9780274b275cbc6062630fc14c100360a582668091eeb2166997d1449b51e3</cites><orcidid>0000-0002-5834-0812 ; 0000-0003-3101-8118 ; 0000-0001-7084-7184</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9735153$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,776,780,792,27610,27901,27902,54733,54908</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9735153$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Conficconi, Davide</creatorcontrib><creatorcontrib>Sozzo, Emanuele Del</creatorcontrib><creatorcontrib>Carloni, Filippo</creatorcontrib><creatorcontrib>Comodi, Alessandro</creatorcontrib><creatorcontrib>Scolari, Alberto</creatorcontrib><creatorcontrib>Santambrogio, Marco Domenico</creatorcontrib><title>An Energy-Efficient Domain-Specific Architecture for Regular Expressions</title><title>IEEE transactions on emerging topics in computing</title><addtitle>TETC</addtitle><description>Regular Expressions (REs) are a computational kernel widely used for finding patterns in data in compute-intensive tasks such as genomic markers research, signature-based detection, and database query. Although flexible on the set of searched REs, software-based solutions cannot fulfill latency or throughput requirements to analyze massive data volumes at a given power budget. For this reason, many approaches exploit hardware accelerators as an offloading engine for REs matching. Indeed, various solutions rely on FPGA reconfigurability to embed automata into the reconfigurable fabric. However, this approach leads to time-consuming updates of the REs to search. This work exploits REs as sequences of basic instructions and builds a Domain-Specific Architecture (DSA), called TiReX, for RE matching on FPGAs. Our approach enables the user to change the desired RE at run-time, providing software programmability, flexibility, and specialized hardware mechanisms. Our DSA delivers performance in line with other state-of-the-art hardware approaches, while providing remarkable flexibility and we underline the importance of energy efficiency for these computations. We compared with multiple state-of-the-art software obtaining remarkable performance while achieving noticeable results with a better energy efficiency that ranges from 3× to 490× with our multi-core.</description><subject>Automata</subject><subject>Bioinformatics</subject><subject>Computer architecture</subject><subject>domain-specific architecture</subject><subject>Energy efficiency</subject><subject>Engines</subject><subject>Field programmable gate arrays</subject><subject>Flexibility</subject><subject>FPGA</subject><subject>Genomics</subject><subject>Hardware</subject><subject>Matching</subject><subject>multi-core</subject><subject>reconfigurable ISA</subject><subject>Regular expressions</subject><subject>Run time (computers)</subject><subject>Software</subject><issn>2168-6750</issn><issn>2168-6750</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpNkE9Lw0AQxRdRsNR-APES8Jy4s7vZP8dSoxUKgtbzkqyTuqVN4m4C9tub0iLOZYbhvZnHj5BboBkANQ_rYr3IGGUs45ArI_QFmTCQOpUqp5f_5msyi3FLx9IgjVQTspw3SdFg2BzSoq6989j0yWO7L32Tvnfo_LhL5sF9-R5dPwRM6jYkb7gZdmVIip8uYIy-beINuarLXcTZuU_Jx9MYa5muXp9fFvNV6jiXfSpFbZSmTImKqdxVTlLJJKe1A-GAUi5pmWsmpaYGEKsxujRGfYIQpsoB-ZTcn-52of0eMPZ22w6hGV9apjRowUCYUQUnlQttjAFr2wW_L8PBArVHZvbIzB6Z2TOz0XN38nhE_NMbxXPIOf8FCI1law</recordid><startdate>202301</startdate><enddate>202301</enddate><creator>Conficconi, Davide</creator><creator>Sozzo, Emanuele Del</creator><creator>Carloni, Filippo</creator><creator>Comodi, Alessandro</creator><creator>Scolari, Alberto</creator><creator>Santambrogio, Marco Domenico</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><orcidid>https://orcid.org/0000-0002-5834-0812</orcidid><orcidid>https://orcid.org/0000-0003-3101-8118</orcidid><orcidid>https://orcid.org/0000-0001-7084-7184</orcidid></search><sort><creationdate>202301</creationdate><title>An Energy-Efficient Domain-Specific Architecture for Regular Expressions</title><author>Conficconi, Davide ; Sozzo, Emanuele Del ; Carloni, Filippo ; Comodi, Alessandro ; Scolari, Alberto ; Santambrogio, Marco Domenico</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c336t-64f9780274b275cbc6062630fc14c100360a582668091eeb2166997d1449b51e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Automata</topic><topic>Bioinformatics</topic><topic>Computer architecture</topic><topic>domain-specific architecture</topic><topic>Energy efficiency</topic><topic>Engines</topic><topic>Field programmable gate arrays</topic><topic>Flexibility</topic><topic>FPGA</topic><topic>Genomics</topic><topic>Hardware</topic><topic>Matching</topic><topic>multi-core</topic><topic>reconfigurable ISA</topic><topic>Regular expressions</topic><topic>Run time (computers)</topic><topic>Software</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Conficconi, Davide</creatorcontrib><creatorcontrib>Sozzo, Emanuele Del</creatorcontrib><creatorcontrib>Carloni, Filippo</creatorcontrib><creatorcontrib>Comodi, Alessandro</creatorcontrib><creatorcontrib>Scolari, Alberto</creatorcontrib><creatorcontrib>Santambrogio, Marco Domenico</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on emerging topics in computing</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Conficconi, Davide</au><au>Sozzo, Emanuele Del</au><au>Carloni, Filippo</au><au>Comodi, Alessandro</au><au>Scolari, Alberto</au><au>Santambrogio, Marco Domenico</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>An Energy-Efficient Domain-Specific Architecture for Regular Expressions</atitle><jtitle>IEEE transactions on emerging topics in computing</jtitle><stitle>TETC</stitle><date>2023-01</date><risdate>2023</risdate><volume>11</volume><issue>1</issue><spage>3</spage><epage>17</epage><pages>3-17</pages><issn>2168-6750</issn><eissn>2168-6750</eissn><coden>ITETBT</coden><abstract>Regular Expressions (REs) are a computational kernel widely used for finding patterns in data in compute-intensive tasks such as genomic markers research, signature-based detection, and database query. Although flexible on the set of searched REs, software-based solutions cannot fulfill latency or throughput requirements to analyze massive data volumes at a given power budget. For this reason, many approaches exploit hardware accelerators as an offloading engine for REs matching. Indeed, various solutions rely on FPGA reconfigurability to embed automata into the reconfigurable fabric. However, this approach leads to time-consuming updates of the REs to search. This work exploits REs as sequences of basic instructions and builds a Domain-Specific Architecture (DSA), called TiReX, for RE matching on FPGAs. Our approach enables the user to change the desired RE at run-time, providing software programmability, flexibility, and specialized hardware mechanisms. Our DSA delivers performance in line with other state-of-the-art hardware approaches, while providing remarkable flexibility and we underline the importance of energy efficiency for these computations. We compared with multiple state-of-the-art software obtaining remarkable performance while achieving noticeable results with a better energy efficiency that ranges from 3× to 490× with our multi-core.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TETC.2022.3157948</doi><tpages>15</tpages><orcidid>https://orcid.org/0000-0002-5834-0812</orcidid><orcidid>https://orcid.org/0000-0003-3101-8118</orcidid><orcidid>https://orcid.org/0000-0001-7084-7184</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2168-6750
ispartof IEEE transactions on emerging topics in computing, 2023-01, Vol.11 (1), p.3-17
issn 2168-6750
2168-6750
language eng
recordid cdi_crossref_primary_10_1109_TETC_2022_3157948
source IEEE Electronic Library (IEL)
subjects Automata
Bioinformatics
Computer architecture
domain-specific architecture
Energy efficiency
Engines
Field programmable gate arrays
Flexibility
FPGA
Genomics
Hardware
Matching
multi-core
reconfigurable ISA
Regular expressions
Run time (computers)
Software
title An Energy-Efficient Domain-Specific Architecture for Regular Expressions
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T13%3A01%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=An%20Energy-Efficient%20Domain-Specific%20Architecture%20for%20Regular%20Expressions&rft.jtitle=IEEE%20transactions%20on%20emerging%20topics%20in%20computing&rft.au=Conficconi,%20Davide&rft.date=2023-01&rft.volume=11&rft.issue=1&rft.spage=3&rft.epage=17&rft.pages=3-17&rft.issn=2168-6750&rft.eissn=2168-6750&rft.coden=ITETBT&rft_id=info:doi/10.1109/TETC.2022.3157948&rft_dat=%3Cproquest_RIE%3E2781842149%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2781842149&rft_id=info:pmid/&rft_ieee_id=9735153&rfr_iscdi=true