Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop

As the safety-critical applications (e.g., automotive and medical electronics) emerge, various techniques of radiation hardening by design (RHBD) are proposed to deal with soft errors. Among all RHBD techniques, Built-In Soft-Error Resilience (BISER) is the first one to apply the delayed latching to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on computers 2022-05, Vol.71 (5), p.1008-1020
Hauptverfasser: Lin, Dave Y.-W., Wen, Charles H.-P.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1020
container_issue 5
container_start_page 1008
container_title IEEE transactions on computers
container_volume 71
creator Lin, Dave Y.-W.
Wen, Charles H.-P.
description As the safety-critical applications (e.g., automotive and medical electronics) emerge, various techniques of radiation hardening by design (RHBD) are proposed to deal with soft errors. Among all RHBD techniques, Built-In Soft-Error Resilience (BISER) is the first one to apply the delayed latching to separate input signals on all flip-flops for error detection. However, the delay values induced by BISER extend the setup time of all flip-flops, and may fail to meet the timing specification of the design. For minimizing such delay impact on the setup time of each flip-flop, we propose the Automated Latching-Delay Assignment (ALDA) to transfer partial values to the CK-Q delay. Later, Time-Borrowable D-Flip-Flop (TBD-FF) as well as a modified design flow is also proposed to realize the delay assignment by ALDA and to complete the design hardening. Experiments show that ALDA together with TBD-FF effectively protects five benchmark circuits against soft errors, and optimally avoids the timing violations caused by the prior delayed-latching solutions.
doi_str_mv 10.1109/TC.2021.3070213
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TC_2021_3070213</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9392324</ieee_id><sourcerecordid>2647425508</sourcerecordid><originalsourceid>FETCH-LOGICAL-c289t-48f0da787a14d243e8b91c9013a0c44488d5ecbabb33ff396aac838f254b75493</originalsourceid><addsrcrecordid>eNo9kM1Lw0AQxRdRsFbPHrwEPG87-5XsHmtrrVAQJOJxmSSbmpIvd1Ok_70pFS_zDvN7M49HyD2DGWNg5ulyxoGzmYBkFHFBJkyphBqj4ksyAWCaGiHhmtyEsAeAmIOZkM93LOgGfRGtXKh2bYiyY7Q4DF2DgyuiLQ75V9Xu6MrVOC7CiWlcO0TYFlFaNY4-dd53P5jVLlrRdV314-j6W3JVYh3c3Z9Oycf6OV1u6Pbt5XW52NKcazNQqUsoMNEJMllwKZzODMsNMIGQSym1LpTLM8wyIcpSmBgx10KXXMksUdKIKXk83-19931wYbD77uDb8aXlsUwkVwr0SM3PVO67ELwrbe-rBv3RMrCn9my6tKf27F97o-Ph7Kicc_-0EYaLMeYvek1pdA</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2647425508</pqid></control><display><type>article</type><title>Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop</title><source>IEEE Electronic Library (IEL)</source><creator>Lin, Dave Y.-W. ; Wen, Charles H.-P.</creator><creatorcontrib>Lin, Dave Y.-W. ; Wen, Charles H.-P.</creatorcontrib><description>As the safety-critical applications (e.g., automotive and medical electronics) emerge, various techniques of radiation hardening by design (RHBD) are proposed to deal with soft errors. Among all RHBD techniques, Built-In Soft-Error Resilience (BISER) is the first one to apply the delayed latching to separate input signals on all flip-flops for error detection. However, the delay values induced by BISER extend the setup time of all flip-flops, and may fail to meet the timing specification of the design. For minimizing such delay impact on the setup time of each flip-flop, we propose the Automated Latching-Delay Assignment (ALDA) to transfer partial values to the CK-Q delay. Later, Time-Borrowable D-Flip-Flop (TBD-FF) as well as a modified design flow is also proposed to realize the delay assignment by ALDA and to complete the design hardening. Experiments show that ALDA together with TBD-FF effectively protects five benchmark circuits against soft errors, and optimally avoids the timing violations caused by the prior delayed-latching solutions.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2021.3070213</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Automation ; Benchmark testing ; Circuit protection ; Clocks ; Delay ; delayed latching ; Delays ; design flow ; Design modifications ; Error detection ; flip-flop ; Flip-flops ; Latches ; Radiation hardening ; Radiation hardening (electronics) ; radiation hardening by design ; Safety critical ; Single event upsets ; single-event transient ; single-event upset ; soft error ; Soft errors ; time borrowing ; Transient analysis</subject><ispartof>IEEE transactions on computers, 2022-05, Vol.71 (5), p.1008-1020</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c289t-48f0da787a14d243e8b91c9013a0c44488d5ecbabb33ff396aac838f254b75493</citedby><cites>FETCH-LOGICAL-c289t-48f0da787a14d243e8b91c9013a0c44488d5ecbabb33ff396aac838f254b75493</cites><orcidid>0000-0001-7203-4304 ; 0000-0003-4623-9941</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9392324$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9392324$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lin, Dave Y.-W.</creatorcontrib><creatorcontrib>Wen, Charles H.-P.</creatorcontrib><title>Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>As the safety-critical applications (e.g., automotive and medical electronics) emerge, various techniques of radiation hardening by design (RHBD) are proposed to deal with soft errors. Among all RHBD techniques, Built-In Soft-Error Resilience (BISER) is the first one to apply the delayed latching to separate input signals on all flip-flops for error detection. However, the delay values induced by BISER extend the setup time of all flip-flops, and may fail to meet the timing specification of the design. For minimizing such delay impact on the setup time of each flip-flop, we propose the Automated Latching-Delay Assignment (ALDA) to transfer partial values to the CK-Q delay. Later, Time-Borrowable D-Flip-Flop (TBD-FF) as well as a modified design flow is also proposed to realize the delay assignment by ALDA and to complete the design hardening. Experiments show that ALDA together with TBD-FF effectively protects five benchmark circuits against soft errors, and optimally avoids the timing violations caused by the prior delayed-latching solutions.</description><subject>Automation</subject><subject>Benchmark testing</subject><subject>Circuit protection</subject><subject>Clocks</subject><subject>Delay</subject><subject>delayed latching</subject><subject>Delays</subject><subject>design flow</subject><subject>Design modifications</subject><subject>Error detection</subject><subject>flip-flop</subject><subject>Flip-flops</subject><subject>Latches</subject><subject>Radiation hardening</subject><subject>Radiation hardening (electronics)</subject><subject>radiation hardening by design</subject><subject>Safety critical</subject><subject>Single event upsets</subject><subject>single-event transient</subject><subject>single-event upset</subject><subject>soft error</subject><subject>Soft errors</subject><subject>time borrowing</subject><subject>Transient analysis</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kM1Lw0AQxRdRsFbPHrwEPG87-5XsHmtrrVAQJOJxmSSbmpIvd1Ok_70pFS_zDvN7M49HyD2DGWNg5ulyxoGzmYBkFHFBJkyphBqj4ksyAWCaGiHhmtyEsAeAmIOZkM93LOgGfRGtXKh2bYiyY7Q4DF2DgyuiLQ75V9Xu6MrVOC7CiWlcO0TYFlFaNY4-dd53P5jVLlrRdV314-j6W3JVYh3c3Z9Oycf6OV1u6Pbt5XW52NKcazNQqUsoMNEJMllwKZzODMsNMIGQSym1LpTLM8wyIcpSmBgx10KXXMksUdKIKXk83-19931wYbD77uDb8aXlsUwkVwr0SM3PVO67ELwrbe-rBv3RMrCn9my6tKf27F97o-Ph7Kicc_-0EYaLMeYvek1pdA</recordid><startdate>20220501</startdate><enddate>20220501</enddate><creator>Lin, Dave Y.-W.</creator><creator>Wen, Charles H.-P.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><orcidid>https://orcid.org/0000-0001-7203-4304</orcidid><orcidid>https://orcid.org/0000-0003-4623-9941</orcidid></search><sort><creationdate>20220501</creationdate><title>Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop</title><author>Lin, Dave Y.-W. ; Wen, Charles H.-P.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c289t-48f0da787a14d243e8b91c9013a0c44488d5ecbabb33ff396aac838f254b75493</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Automation</topic><topic>Benchmark testing</topic><topic>Circuit protection</topic><topic>Clocks</topic><topic>Delay</topic><topic>delayed latching</topic><topic>Delays</topic><topic>design flow</topic><topic>Design modifications</topic><topic>Error detection</topic><topic>flip-flop</topic><topic>Flip-flops</topic><topic>Latches</topic><topic>Radiation hardening</topic><topic>Radiation hardening (electronics)</topic><topic>radiation hardening by design</topic><topic>Safety critical</topic><topic>Single event upsets</topic><topic>single-event transient</topic><topic>single-event upset</topic><topic>soft error</topic><topic>Soft errors</topic><topic>time borrowing</topic><topic>Transient analysis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lin, Dave Y.-W.</creatorcontrib><creatorcontrib>Wen, Charles H.-P.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lin, Dave Y.-W.</au><au>Wen, Charles H.-P.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2022-05-01</date><risdate>2022</risdate><volume>71</volume><issue>5</issue><spage>1008</spage><epage>1020</epage><pages>1008-1020</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>As the safety-critical applications (e.g., automotive and medical electronics) emerge, various techniques of radiation hardening by design (RHBD) are proposed to deal with soft errors. Among all RHBD techniques, Built-In Soft-Error Resilience (BISER) is the first one to apply the delayed latching to separate input signals on all flip-flops for error detection. However, the delay values induced by BISER extend the setup time of all flip-flops, and may fail to meet the timing specification of the design. For minimizing such delay impact on the setup time of each flip-flop, we propose the Automated Latching-Delay Assignment (ALDA) to transfer partial values to the CK-Q delay. Later, Time-Borrowable D-Flip-Flop (TBD-FF) as well as a modified design flow is also proposed to realize the delay assignment by ALDA and to complete the design hardening. Experiments show that ALDA together with TBD-FF effectively protects five benchmark circuits against soft errors, and optimally avoids the timing violations caused by the prior delayed-latching solutions.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TC.2021.3070213</doi><tpages>13</tpages><orcidid>https://orcid.org/0000-0001-7203-4304</orcidid><orcidid>https://orcid.org/0000-0003-4623-9941</orcidid></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9340
ispartof IEEE transactions on computers, 2022-05, Vol.71 (5), p.1008-1020
issn 0018-9340
1557-9956
language eng
recordid cdi_crossref_primary_10_1109_TC_2021_3070213
source IEEE Electronic Library (IEL)
subjects Automation
Benchmark testing
Circuit protection
Clocks
Delay
delayed latching
Delays
design flow
Design modifications
Error detection
flip-flop
Flip-flops
Latches
Radiation hardening
Radiation hardening (electronics)
radiation hardening by design
Safety critical
Single event upsets
single-event transient
single-event upset
soft error
Soft errors
time borrowing
Transient analysis
title Rad-Hard Designs by Automated Latching-Delay Assignment and Time-Borrowable D-Flip-Flop
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T20%3A01%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Rad-Hard%20Designs%20by%20Automated%20Latching-Delay%20Assignment%20and%20Time-Borrowable%20D-Flip-Flop&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Lin,%20Dave%20Y.-W.&rft.date=2022-05-01&rft.volume=71&rft.issue=5&rft.spage=1008&rft.epage=1020&rft.pages=1008-1020&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2021.3070213&rft_dat=%3Cproquest_RIE%3E2647425508%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2647425508&rft_id=info:pmid/&rft_ieee_id=9392324&rfr_iscdi=true