Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes
The work presents a distributed hardware-level barrier mechanism for n-dimensional mesh-connected MIMD computers, called Distributed Virtual Bit-Slice Synchronizer (DVBSS). The proposed mechanism is structured around an m-bit dedicated control network, whose topology is a directed mesh-embeddable gr...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on computers 2010-09, Vol.59 (9), p.1187-1199 |
|---|---|
| 1. Verfasser: | |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1199 |
|---|---|
| container_issue | 9 |
| container_start_page | 1187 |
| container_title | IEEE transactions on computers |
| container_volume | 59 |
| creator | Zotov, Igor Valerievich |
| description | The work presents a distributed hardware-level barrier mechanism for n-dimensional mesh-connected MIMD computers, called Distributed Virtual Bit-Slice Synchronizer (DVBSS). The proposed mechanism is structured around an m-bit dedicated control network, whose topology is a directed mesh-embeddable graph, with an additional m-bit-wide wraparound connection. By using a specific virtualization scheme making it possible to have p virtual m-bit barrier networks superposed on a physical one, the DVBSS model allows to synchronize more than m barrier groups. To minimize synchronization latency, the DVBSS scheme uses a distributed circulating wave clocking (DCW-clocking) technique to switch between virtual barrier networks in a pipeline fashion. The DVBSS scheme is shown to be general, configurable, and MPI-compatible. Unlike proposed distributed hardware barriers, and hardware tree-based schemes, the DVBSS mechanism accepts dynamically defined (possibly overlapping) barrier groups of arbitrary size and shape, allowing noncontiguous group member allocations. |
| doi_str_mv | 10.1109/TC.2010.15 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TC_2010_15</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5396324</ieee_id><sourcerecordid>787243707</sourcerecordid><originalsourceid>FETCH-LOGICAL-c377t-3ade2082776772b4f0d14154f7adb306f06133fd9c3c395b3d9251e3dfbe5d8e3</originalsourceid><addsrcrecordid>eNpd0M9LwzAUB_AgCs7pxauXgAdB6Eyapmm8bZ06YcPDpteSJq8soz9m0iLzr7dl4sHT48GH73t8EbqmZEIpkQ-bdBKSYeEnaEQ5F4GUPD5FI0JoEkgWkXN04f2OEBKHRI7Qbm5962zetWDwh3Vtp0o8s22wLq0GvD7Ueuua2n6De8RTvNaqVHkJeKGc-VIO8Ew5Z8HhFeitqq2vcNE4XAdzW0HtbVP3eSvwW_CX6KxQpYer3zlG789Pm3QRLN9eXtPpMtBMiDZgykBIklCIWIgwjwpiaER5VAhlckbigsSUscJIzTSTPGdGhpwCM0UO3CTAxujumLt3zWcHvs0q6zWUpaqh6XwmEhFGTBDRy9t_ctd0rv_YZ5T0DwhJk0HdH5V2jfcOimzvbKXcoUfZ0Hq2SbOh9YzyHt8csQWAP8iZjFl_9AcIkHzU</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1027779187</pqid></control><display><type>article</type><title>Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes</title><source>IEEE Electronic Library Online</source><creator>Zotov, Igor Valerievich</creator><creatorcontrib>Zotov, Igor Valerievich</creatorcontrib><description>The work presents a distributed hardware-level barrier mechanism for n-dimensional mesh-connected MIMD computers, called Distributed Virtual Bit-Slice Synchronizer (DVBSS). The proposed mechanism is structured around an m-bit dedicated control network, whose topology is a directed mesh-embeddable graph, with an additional m-bit-wide wraparound connection. By using a specific virtualization scheme making it possible to have p virtual m-bit barrier networks superposed on a physical one, the DVBSS model allows to synchronize more than m barrier groups. To minimize synchronization latency, the DVBSS scheme uses a distributed circulating wave clocking (DCW-clocking) technique to switch between virtual barrier networks in a pipeline fashion. The DVBSS scheme is shown to be general, configurable, and MPI-compatible. Unlike proposed distributed hardware barriers, and hardware tree-based schemes, the DVBSS mechanism accepts dynamically defined (possibly overlapping) barrier groups of arbitrary size and shape, allowing noncontiguous group member allocations.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/TC.2010.15</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Barrier synchronization ; Barriers ; Circulating ; Computer simulation ; Data mining ; Decision support systems ; dedicated barrier networks ; Hardware ; hardware barriers ; Mathematical models ; mesh-connected parallel computers ; Networks ; Switching theory ; Synchronism ; Synchronizers</subject><ispartof>IEEE transactions on computers, 2010-09, Vol.59 (9), p.1187-1199</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Sep 2010</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c377t-3ade2082776772b4f0d14154f7adb306f06133fd9c3c395b3d9251e3dfbe5d8e3</citedby><cites>FETCH-LOGICAL-c377t-3ade2082776772b4f0d14154f7adb306f06133fd9c3c395b3d9251e3dfbe5d8e3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5396324$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5396324$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Zotov, Igor Valerievich</creatorcontrib><title>Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>The work presents a distributed hardware-level barrier mechanism for n-dimensional mesh-connected MIMD computers, called Distributed Virtual Bit-Slice Synchronizer (DVBSS). The proposed mechanism is structured around an m-bit dedicated control network, whose topology is a directed mesh-embeddable graph, with an additional m-bit-wide wraparound connection. By using a specific virtualization scheme making it possible to have p virtual m-bit barrier networks superposed on a physical one, the DVBSS model allows to synchronize more than m barrier groups. To minimize synchronization latency, the DVBSS scheme uses a distributed circulating wave clocking (DCW-clocking) technique to switch between virtual barrier networks in a pipeline fashion. The DVBSS scheme is shown to be general, configurable, and MPI-compatible. Unlike proposed distributed hardware barriers, and hardware tree-based schemes, the DVBSS mechanism accepts dynamically defined (possibly overlapping) barrier groups of arbitrary size and shape, allowing noncontiguous group member allocations.</description><subject>Barrier synchronization</subject><subject>Barriers</subject><subject>Circulating</subject><subject>Computer simulation</subject><subject>Data mining</subject><subject>Decision support systems</subject><subject>dedicated barrier networks</subject><subject>Hardware</subject><subject>hardware barriers</subject><subject>Mathematical models</subject><subject>mesh-connected parallel computers</subject><subject>Networks</subject><subject>Switching theory</subject><subject>Synchronism</subject><subject>Synchronizers</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpd0M9LwzAUB_AgCs7pxauXgAdB6Eyapmm8bZ06YcPDpteSJq8soz9m0iLzr7dl4sHT48GH73t8EbqmZEIpkQ-bdBKSYeEnaEQ5F4GUPD5FI0JoEkgWkXN04f2OEBKHRI7Qbm5962zetWDwh3Vtp0o8s22wLq0GvD7Ueuua2n6De8RTvNaqVHkJeKGc-VIO8Ew5Z8HhFeitqq2vcNE4XAdzW0HtbVP3eSvwW_CX6KxQpYer3zlG789Pm3QRLN9eXtPpMtBMiDZgykBIklCIWIgwjwpiaER5VAhlckbigsSUscJIzTSTPGdGhpwCM0UO3CTAxujumLt3zWcHvs0q6zWUpaqh6XwmEhFGTBDRy9t_ctd0rv_YZ5T0DwhJk0HdH5V2jfcOimzvbKXcoUfZ0Hq2SbOh9YzyHt8csQWAP8iZjFl_9AcIkHzU</recordid><startdate>20100901</startdate><enddate>20100901</enddate><creator>Zotov, Igor Valerievich</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20100901</creationdate><title>Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes</title><author>Zotov, Igor Valerievich</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c377t-3ade2082776772b4f0d14154f7adb306f06133fd9c3c395b3d9251e3dfbe5d8e3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Barrier synchronization</topic><topic>Barriers</topic><topic>Circulating</topic><topic>Computer simulation</topic><topic>Data mining</topic><topic>Decision support systems</topic><topic>dedicated barrier networks</topic><topic>Hardware</topic><topic>hardware barriers</topic><topic>Mathematical models</topic><topic>mesh-connected parallel computers</topic><topic>Networks</topic><topic>Switching theory</topic><topic>Synchronism</topic><topic>Synchronizers</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Zotov, Igor Valerievich</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998–Present</collection><collection>IEEE Electronic Library Online</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zotov, Igor Valerievich</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>2010-09-01</date><risdate>2010</risdate><volume>59</volume><issue>9</issue><spage>1187</spage><epage>1199</epage><pages>1187-1199</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>The work presents a distributed hardware-level barrier mechanism for n-dimensional mesh-connected MIMD computers, called Distributed Virtual Bit-Slice Synchronizer (DVBSS). The proposed mechanism is structured around an m-bit dedicated control network, whose topology is a directed mesh-embeddable graph, with an additional m-bit-wide wraparound connection. By using a specific virtualization scheme making it possible to have p virtual m-bit barrier networks superposed on a physical one, the DVBSS model allows to synchronize more than m barrier groups. To minimize synchronization latency, the DVBSS scheme uses a distributed circulating wave clocking (DCW-clocking) technique to switch between virtual barrier networks in a pipeline fashion. The DVBSS scheme is shown to be general, configurable, and MPI-compatible. Unlike proposed distributed hardware barriers, and hardware tree-based schemes, the DVBSS mechanism accepts dynamically defined (possibly overlapping) barrier groups of arbitrary size and shape, allowing noncontiguous group member allocations.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TC.2010.15</doi><tpages>13</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9340 |
| ispartof | IEEE transactions on computers, 2010-09, Vol.59 (9), p.1187-1199 |
| issn | 0018-9340 1557-9956 |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_TC_2010_15 |
| source | IEEE Electronic Library Online |
| subjects | Barrier synchronization Barriers Circulating Computer simulation Data mining Decision support systems dedicated barrier networks Hardware hardware barriers Mathematical models mesh-connected parallel computers Networks Switching theory Synchronism Synchronizers |
| title | Distributed Virtual Bit-Slice Synchronizer: A Scalable Hardware Barrier Mechanism for n-Dimensional Meshes |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T17%3A38%3A13IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Distributed%20Virtual%20Bit-Slice%20Synchronizer:%20A%20Scalable%20Hardware%20Barrier%20Mechanism%20for%20n-Dimensional%20Meshes&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Zotov,%20Igor%20Valerievich&rft.date=2010-09-01&rft.volume=59&rft.issue=9&rft.spage=1187&rft.epage=1199&rft.pages=1187-1199&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/TC.2010.15&rft_dat=%3Cproquest_RIE%3E787243707%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1027779187&rft_id=info:pmid/&rft_ieee_id=5396324&rfr_iscdi=true |