A 6-Gbps 16-nm FinFET CMOS I/O Buffer With Variation Insensitivity Ensured by Genetic Algorithm

This paper presents a novel 6-Gbps variation insensitive input/output (I/O) buffer designed for DDR4 and DDR5 SDRAM data transfer in a 16-nm FinFET CMOS process. Utilizing genetic algorithm (GA) to model process, voltage, and temperature (PVT) variations, the study reveals insights into temperature...

Ausführliche Beschreibung