Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary
The ever-increasing demand for more efficient data communication calls for new, advanced techniques for high speed serial communication. Although newly developed systems are setting records, off-line determination of the optimal equalizer settings is often needed. Well-known adaptive algorithms are...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2017-07, Vol.64 (7), p.1865-1876 |
---|---|
Hauptverfasser: | , , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 1876 |
---|---|
container_issue | 7 |
container_start_page | 1865 |
container_title | IEEE transactions on circuits and systems. I, Regular papers |
container_volume | 64 |
creator | Verplaetse, Michiel De Keulenaer, Timothy Vyncke, Arno Pierco, Ramses Vaernewyck, Renato Van Kerrebrouck, Joris Bauwelinck, Johan Torfs, Guy |
description | The ever-increasing demand for more efficient data communication calls for new, advanced techniques for high speed serial communication. Although newly developed systems are setting records, off-line determination of the optimal equalizer settings is often needed. Well-known adaptive algorithms are mainly applied for receive-side equalization. However, transmit-side equalization is desirable for its reduced linearity requirements. In this paper, an adaptive sign-sign least mean square equalizer algorithm is developed applicable for an analog transmit-side feed-forward equalizer (FFE) capable of transforming non-return-to-zero modulation to duobinary (DB) modulation at the output of the channel. In addition to the derivation of the update strategy, extra algorithms are developed to cope with the difficult transmit-receive synchronization. Using an analog six tap bit-spaced equalizer, the algorithm is capable of optimizing DB communication of 100 Gb/s over 1.5-m Twin-Ax cable. Both simulations and experimental results are presented to prove the capabilities of the algorithm demonstrating automated determination of FFE parameters, such that error-free communication is obtained (BER |
doi_str_mv | 10.1109/TCSI.2017.2672788 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCSI_2017_2672788</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7874086</ieee_id><sourcerecordid>1913549521</sourcerecordid><originalsourceid>FETCH-LOGICAL-c336t-e95461ddd4c08c9c12ecbe9c7be9c572c11000b5549f2db450ec1196738815903</originalsourceid><addsrcrecordid>eNo9UMFqAjEQXUoLtbYfUHoJ9Lw6yW42yVGstYLQg3oO2Wy2RDSrSbbQfn2zKL3MDI_3Zua9LHvGMMEYxHQ736wmBDCbkIoRxvlNNsKU8hw4VLfDXIqcF4TfZw8h7AGIgAKPMj1r1Cnab4O2XrlwtDHf2MagxblXB_urou0cajuPNsZbdUCLg9HRW53GlYvG6865hASkIsIAaFlPA9oF677QW9_V1in_85jdteoQzNO1j7Pd-2I7_8jXn8vVfLbOdVFUMTeClhVumqbUwLXQmBhdG6HZUCgjOhkFqGly0pKmLimYBImKFZxjmuyMs9fL3pPvzr0JUe673rt0UmKBi6SjBCcWvrC070LwppUnb4_pTYlBDlnKIUs5ZCmvWSbNy0VjjTH_fMZZCbwq_gDX6W9T</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1913549521</pqid></control><display><type>article</type><title>Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary</title><source>IEEE Electronic Library (IEL)</source><creator>Verplaetse, Michiel ; De Keulenaer, Timothy ; Vyncke, Arno ; Pierco, Ramses ; Vaernewyck, Renato ; Van Kerrebrouck, Joris ; Bauwelinck, Johan ; Torfs, Guy</creator><creatorcontrib>Verplaetse, Michiel ; De Keulenaer, Timothy ; Vyncke, Arno ; Pierco, Ramses ; Vaernewyck, Renato ; Van Kerrebrouck, Joris ; Bauwelinck, Johan ; Torfs, Guy</creatorcontrib><description>The ever-increasing demand for more efficient data communication calls for new, advanced techniques for high speed serial communication. Although newly developed systems are setting records, off-line determination of the optimal equalizer settings is often needed. Well-known adaptive algorithms are mainly applied for receive-side equalization. However, transmit-side equalization is desirable for its reduced linearity requirements. In this paper, an adaptive sign-sign least mean square equalizer algorithm is developed applicable for an analog transmit-side feed-forward equalizer (FFE) capable of transforming non-return-to-zero modulation to duobinary (DB) modulation at the output of the channel. In addition to the derivation of the update strategy, extra algorithms are developed to cope with the difficult transmit-receive synchronization. Using an analog six tap bit-spaced equalizer, the algorithm is capable of optimizing DB communication of 100 Gb/s over 1.5-m Twin-Ax cable. Both simulations and experimental results are presented to prove the capabilities of the algorithm demonstrating automated determination of FFE parameters, such that error-free communication is obtained (BER<;10 -13 using PRBS9).</description><identifier>ISSN: 1549-8328</identifier><identifier>EISSN: 1558-0806</identifier><identifier>DOI: 10.1109/TCSI.2017.2672788</identifier><identifier>CODEN: ITCSCH</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Adaptive algorithms ; adaptive equalization ; Adaptive equalizers ; Algorithms ; analog equalization ; Communication cables ; Computer simulation ; Decoding ; Derivation ; Duobinary ; Dynamic range ; Equalization ; feed-forward equalizer ; High speed ; Interconnections ; least mean squares ; Linearity ; Mean square values ; Modulation ; Optical signal processing ; Optimization ; Receivers ; Synchronism</subject><ispartof>IEEE transactions on circuits and systems. I, Regular papers, 2017-07, Vol.64 (7), p.1865-1876</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2017</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c336t-e95461ddd4c08c9c12ecbe9c7be9c572c11000b5549f2db450ec1196738815903</citedby><cites>FETCH-LOGICAL-c336t-e95461ddd4c08c9c12ecbe9c7be9c572c11000b5549f2db450ec1196738815903</cites><orcidid>0000-0002-8941-3797</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7874086$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,777,781,793,27905,27906,54739</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7874086$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Verplaetse, Michiel</creatorcontrib><creatorcontrib>De Keulenaer, Timothy</creatorcontrib><creatorcontrib>Vyncke, Arno</creatorcontrib><creatorcontrib>Pierco, Ramses</creatorcontrib><creatorcontrib>Vaernewyck, Renato</creatorcontrib><creatorcontrib>Van Kerrebrouck, Joris</creatorcontrib><creatorcontrib>Bauwelinck, Johan</creatorcontrib><creatorcontrib>Torfs, Guy</creatorcontrib><title>Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary</title><title>IEEE transactions on circuits and systems. I, Regular papers</title><addtitle>TCSI</addtitle><description>The ever-increasing demand for more efficient data communication calls for new, advanced techniques for high speed serial communication. Although newly developed systems are setting records, off-line determination of the optimal equalizer settings is often needed. Well-known adaptive algorithms are mainly applied for receive-side equalization. However, transmit-side equalization is desirable for its reduced linearity requirements. In this paper, an adaptive sign-sign least mean square equalizer algorithm is developed applicable for an analog transmit-side feed-forward equalizer (FFE) capable of transforming non-return-to-zero modulation to duobinary (DB) modulation at the output of the channel. In addition to the derivation of the update strategy, extra algorithms are developed to cope with the difficult transmit-receive synchronization. Using an analog six tap bit-spaced equalizer, the algorithm is capable of optimizing DB communication of 100 Gb/s over 1.5-m Twin-Ax cable. Both simulations and experimental results are presented to prove the capabilities of the algorithm demonstrating automated determination of FFE parameters, such that error-free communication is obtained (BER<;10 -13 using PRBS9).</description><subject>Adaptive algorithms</subject><subject>adaptive equalization</subject><subject>Adaptive equalizers</subject><subject>Algorithms</subject><subject>analog equalization</subject><subject>Communication cables</subject><subject>Computer simulation</subject><subject>Decoding</subject><subject>Derivation</subject><subject>Duobinary</subject><subject>Dynamic range</subject><subject>Equalization</subject><subject>feed-forward equalizer</subject><subject>High speed</subject><subject>Interconnections</subject><subject>least mean squares</subject><subject>Linearity</subject><subject>Mean square values</subject><subject>Modulation</subject><subject>Optical signal processing</subject><subject>Optimization</subject><subject>Receivers</subject><subject>Synchronism</subject><issn>1549-8328</issn><issn>1558-0806</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2017</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9UMFqAjEQXUoLtbYfUHoJ9Lw6yW42yVGstYLQg3oO2Wy2RDSrSbbQfn2zKL3MDI_3Zua9LHvGMMEYxHQ736wmBDCbkIoRxvlNNsKU8hw4VLfDXIqcF4TfZw8h7AGIgAKPMj1r1Cnab4O2XrlwtDHf2MagxblXB_urou0cajuPNsZbdUCLg9HRW53GlYvG6865hASkIsIAaFlPA9oF677QW9_V1in_85jdteoQzNO1j7Pd-2I7_8jXn8vVfLbOdVFUMTeClhVumqbUwLXQmBhdG6HZUCgjOhkFqGly0pKmLimYBImKFZxjmuyMs9fL3pPvzr0JUe673rt0UmKBi6SjBCcWvrC070LwppUnb4_pTYlBDlnKIUs5ZCmvWSbNy0VjjTH_fMZZCbwq_gDX6W9T</recordid><startdate>20170701</startdate><enddate>20170701</enddate><creator>Verplaetse, Michiel</creator><creator>De Keulenaer, Timothy</creator><creator>Vyncke, Arno</creator><creator>Pierco, Ramses</creator><creator>Vaernewyck, Renato</creator><creator>Van Kerrebrouck, Joris</creator><creator>Bauwelinck, Johan</creator><creator>Torfs, Guy</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-8941-3797</orcidid></search><sort><creationdate>20170701</creationdate><title>Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary</title><author>Verplaetse, Michiel ; De Keulenaer, Timothy ; Vyncke, Arno ; Pierco, Ramses ; Vaernewyck, Renato ; Van Kerrebrouck, Joris ; Bauwelinck, Johan ; Torfs, Guy</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c336t-e95461ddd4c08c9c12ecbe9c7be9c572c11000b5549f2db450ec1196738815903</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Adaptive algorithms</topic><topic>adaptive equalization</topic><topic>Adaptive equalizers</topic><topic>Algorithms</topic><topic>analog equalization</topic><topic>Communication cables</topic><topic>Computer simulation</topic><topic>Decoding</topic><topic>Derivation</topic><topic>Duobinary</topic><topic>Dynamic range</topic><topic>Equalization</topic><topic>feed-forward equalizer</topic><topic>High speed</topic><topic>Interconnections</topic><topic>least mean squares</topic><topic>Linearity</topic><topic>Mean square values</topic><topic>Modulation</topic><topic>Optical signal processing</topic><topic>Optimization</topic><topic>Receivers</topic><topic>Synchronism</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Verplaetse, Michiel</creatorcontrib><creatorcontrib>De Keulenaer, Timothy</creatorcontrib><creatorcontrib>Vyncke, Arno</creatorcontrib><creatorcontrib>Pierco, Ramses</creatorcontrib><creatorcontrib>Vaernewyck, Renato</creatorcontrib><creatorcontrib>Van Kerrebrouck, Joris</creatorcontrib><creatorcontrib>Bauwelinck, Johan</creatorcontrib><creatorcontrib>Torfs, Guy</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. I, Regular papers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Verplaetse, Michiel</au><au>De Keulenaer, Timothy</au><au>Vyncke, Arno</au><au>Pierco, Ramses</au><au>Vaernewyck, Renato</au><au>Van Kerrebrouck, Joris</au><au>Bauwelinck, Johan</au><au>Torfs, Guy</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary</atitle><jtitle>IEEE transactions on circuits and systems. I, Regular papers</jtitle><stitle>TCSI</stitle><date>2017-07-01</date><risdate>2017</risdate><volume>64</volume><issue>7</issue><spage>1865</spage><epage>1876</epage><pages>1865-1876</pages><issn>1549-8328</issn><eissn>1558-0806</eissn><coden>ITCSCH</coden><abstract>The ever-increasing demand for more efficient data communication calls for new, advanced techniques for high speed serial communication. Although newly developed systems are setting records, off-line determination of the optimal equalizer settings is often needed. Well-known adaptive algorithms are mainly applied for receive-side equalization. However, transmit-side equalization is desirable for its reduced linearity requirements. In this paper, an adaptive sign-sign least mean square equalizer algorithm is developed applicable for an analog transmit-side feed-forward equalizer (FFE) capable of transforming non-return-to-zero modulation to duobinary (DB) modulation at the output of the channel. In addition to the derivation of the update strategy, extra algorithms are developed to cope with the difficult transmit-receive synchronization. Using an analog six tap bit-spaced equalizer, the algorithm is capable of optimizing DB communication of 100 Gb/s over 1.5-m Twin-Ax cable. Both simulations and experimental results are presented to prove the capabilities of the algorithm demonstrating automated determination of FFE parameters, such that error-free communication is obtained (BER<;10 -13 using PRBS9).</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSI.2017.2672788</doi><tpages>12</tpages><orcidid>https://orcid.org/0000-0002-8941-3797</orcidid><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1549-8328 |
ispartof | IEEE transactions on circuits and systems. I, Regular papers, 2017-07, Vol.64 (7), p.1865-1876 |
issn | 1549-8328 1558-0806 |
language | eng |
recordid | cdi_crossref_primary_10_1109_TCSI_2017_2672788 |
source | IEEE Electronic Library (IEL) |
subjects | Adaptive algorithms adaptive equalization Adaptive equalizers Algorithms analog equalization Communication cables Computer simulation Decoding Derivation Duobinary Dynamic range Equalization feed-forward equalizer High speed Interconnections least mean squares Linearity Mean square values Modulation Optical signal processing Optimization Receivers Synchronism |
title | Adaptive Transmit-Side Equalization for Serial Electrical Interconnects at 100 Gb/s Using Duobinary |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T09%3A32%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Adaptive%20Transmit-Side%20Equalization%20for%20Serial%20Electrical%20Interconnects%20at%20100%20Gb/s%20Using%20Duobinary&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20I,%20Regular%20papers&rft.au=Verplaetse,%20Michiel&rft.date=2017-07-01&rft.volume=64&rft.issue=7&rft.spage=1865&rft.epage=1876&rft.pages=1865-1876&rft.issn=1549-8328&rft.eissn=1558-0806&rft.coden=ITCSCH&rft_id=info:doi/10.1109/TCSI.2017.2672788&rft_dat=%3Cproquest_RIE%3E1913549521%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1913549521&rft_id=info:pmid/&rft_ieee_id=7874086&rfr_iscdi=true |