Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory

With the appealing storage-density advantage, multilevel-per-cell (MLC) NAND Flash memory that stores more than 1 bit in each memory cell now largely dominates the global Flash memory market. However, due to the inherent smaller noise margin, the MLC NAND Flash memory is more subject to various devi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on circuits and systems. I, Regular papers Regular papers, 2010-10, Vol.57 (10), p.2718-2728
Hauptverfasser: Dong, Guiqiang, Li, Shu, Zhang, Tong
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 2728
container_issue 10
container_start_page 2718
container_title IEEE transactions on circuits and systems. I, Regular papers
container_volume 57
creator Dong, Guiqiang
Li, Shu
Zhang, Tong
description With the appealing storage-density advantage, multilevel-per-cell (MLC) NAND Flash memory that stores more than 1 bit in each memory cell now largely dominates the global Flash memory market. However, due to the inherent smaller noise margin, the MLC NAND Flash memory is more subject to various device/circuit variability and noise, particularly as the industry is pushing the limit of technology scaling and a more aggressive use of MLC storage. Cell-to-cell interference has been well recognized as a major noise source responsible for raw-memory-storage reliability degradation. Leveraging the fact that cell-to-cell interference is a deterministic data-dependent process and can be mathematically described with a simple formula, we present two simple yet effective data-processing techniques that can well tolerate significant cell-to-cell interference at the system level. These two techniques essentially originate from two signal-processing techniques being widely used in digital communication systems to compensate communication-channel intersymbol interference. The effectiveness of these two techniques have been well demonstrated through computer simulations and analysis under an information theoretical framework, and the involved design tradeoffs are discussed in detail.
doi_str_mv 10.1109/TCSI.2010.2046966
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCSI_2010_2046966</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5460923</ieee_id><sourcerecordid>855696368</sourcerecordid><originalsourceid>FETCH-LOGICAL-c391t-a2490e7da86dcb59e4747f4c04cf3234c45660918598bf4040473164a108f1ee3</originalsourceid><addsrcrecordid>eNpdkEFPwyAYhonRxDn9AcYLiQdPnVAohaOpTpdscYnbuWHsq3bpYAI77N9L3eLBcPiAPO-XNw9Ct5SMKCXqcVF9TEY5Sc-ccKGEOEMDWhQyI5KI8_7OVSZZLi_RVQgbQnJFGB2gbhla-4mfddR47kI0brsDG3RsncXarvHcw7oN0fnfn-jwwnXgdQRcQddl0WX9xBMbwTfgwRrArcWzaYVtnx93OnzhGWydP1yji0Z3AW5Oc4iW45dF9ZZN318n1dM0M0zRmOmcKwLlWkuxNqtCAS952XBDuGlYzrjhhRBEUVkouWo4SadkVHBNiWwoABuih-PenXffewix3rbBpJragtuHWhZFUsSETOT9P3Lj9t6mcjUljNBclAkcInqkjHcheGjqnW-32h8SVPf6615_3euvT_pT5u6YaQHgjy94Kp4z9gPDc3_K</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>1030126796</pqid></control><display><type>article</type><title>Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory</title><source>IEEE Electronic Library (IEL)</source><creator>Dong, Guiqiang ; Li, Shu ; Zhang, Tong</creator><creatorcontrib>Dong, Guiqiang ; Li, Shu ; Zhang, Tong</creatorcontrib><description>With the appealing storage-density advantage, multilevel-per-cell (MLC) NAND Flash memory that stores more than 1 bit in each memory cell now largely dominates the global Flash memory market. However, due to the inherent smaller noise margin, the MLC NAND Flash memory is more subject to various device/circuit variability and noise, particularly as the industry is pushing the limit of technology scaling and a more aggressive use of MLC storage. Cell-to-cell interference has been well recognized as a major noise source responsible for raw-memory-storage reliability degradation. Leveraging the fact that cell-to-cell interference is a deterministic data-dependent process and can be mathematically described with a simple formula, we present two simple yet effective data-processing techniques that can well tolerate significant cell-to-cell interference at the system level. These two techniques essentially originate from two signal-processing techniques being widely used in digital communication systems to compensate communication-channel intersymbol interference. The effectiveness of these two techniques have been well demonstrated through computer simulations and analysis under an information theoretical framework, and the involved design tradeoffs are discussed in detail.</description><identifier>ISSN: 1549-8328</identifier><identifier>EISSN: 1558-0806</identifier><identifier>DOI: 10.1109/TCSI.2010.2046966</identifier><identifier>CODEN: ITCSCH</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Cell-to-cell interference ; Circuit noise ; Circuits ; CMOS technology ; Data processing ; Degradation ; Design engineering ; Error correction codes ; Flash memory ; Flash memory (computers) ; Interference ; Mathematical analysis ; Memory ; nand flash memory ; Noise ; Nonvolatile memory ; postcompensation ; Predistortion ; Pushing ; Semiconductor device noise ; Semiconductors ; Stores ; Studies ; Threshold voltage</subject><ispartof>IEEE transactions on circuits and systems. I, Regular papers, 2010-10, Vol.57 (10), p.2718-2728</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) Oct 2010</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c391t-a2490e7da86dcb59e4747f4c04cf3234c45660918598bf4040473164a108f1ee3</citedby><cites>FETCH-LOGICAL-c391t-a2490e7da86dcb59e4747f4c04cf3234c45660918598bf4040473164a108f1ee3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5460923$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5460923$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Dong, Guiqiang</creatorcontrib><creatorcontrib>Li, Shu</creatorcontrib><creatorcontrib>Zhang, Tong</creatorcontrib><title>Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory</title><title>IEEE transactions on circuits and systems. I, Regular papers</title><addtitle>TCSI</addtitle><description>With the appealing storage-density advantage, multilevel-per-cell (MLC) NAND Flash memory that stores more than 1 bit in each memory cell now largely dominates the global Flash memory market. However, due to the inherent smaller noise margin, the MLC NAND Flash memory is more subject to various device/circuit variability and noise, particularly as the industry is pushing the limit of technology scaling and a more aggressive use of MLC storage. Cell-to-cell interference has been well recognized as a major noise source responsible for raw-memory-storage reliability degradation. Leveraging the fact that cell-to-cell interference is a deterministic data-dependent process and can be mathematically described with a simple formula, we present two simple yet effective data-processing techniques that can well tolerate significant cell-to-cell interference at the system level. These two techniques essentially originate from two signal-processing techniques being widely used in digital communication systems to compensate communication-channel intersymbol interference. The effectiveness of these two techniques have been well demonstrated through computer simulations and analysis under an information theoretical framework, and the involved design tradeoffs are discussed in detail.</description><subject>Cell-to-cell interference</subject><subject>Circuit noise</subject><subject>Circuits</subject><subject>CMOS technology</subject><subject>Data processing</subject><subject>Degradation</subject><subject>Design engineering</subject><subject>Error correction codes</subject><subject>Flash memory</subject><subject>Flash memory (computers)</subject><subject>Interference</subject><subject>Mathematical analysis</subject><subject>Memory</subject><subject>nand flash memory</subject><subject>Noise</subject><subject>Nonvolatile memory</subject><subject>postcompensation</subject><subject>Predistortion</subject><subject>Pushing</subject><subject>Semiconductor device noise</subject><subject>Semiconductors</subject><subject>Stores</subject><subject>Studies</subject><subject>Threshold voltage</subject><issn>1549-8328</issn><issn>1558-0806</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNpdkEFPwyAYhonRxDn9AcYLiQdPnVAohaOpTpdscYnbuWHsq3bpYAI77N9L3eLBcPiAPO-XNw9Ct5SMKCXqcVF9TEY5Sc-ccKGEOEMDWhQyI5KI8_7OVSZZLi_RVQgbQnJFGB2gbhla-4mfddR47kI0brsDG3RsncXarvHcw7oN0fnfn-jwwnXgdQRcQddl0WX9xBMbwTfgwRrArcWzaYVtnx93OnzhGWydP1yji0Z3AW5Oc4iW45dF9ZZN318n1dM0M0zRmOmcKwLlWkuxNqtCAS952XBDuGlYzrjhhRBEUVkouWo4SadkVHBNiWwoABuih-PenXffewix3rbBpJragtuHWhZFUsSETOT9P3Lj9t6mcjUljNBclAkcInqkjHcheGjqnW-32h8SVPf6615_3euvT_pT5u6YaQHgjy94Kp4z9gPDc3_K</recordid><startdate>20101001</startdate><enddate>20101001</enddate><creator>Dong, Guiqiang</creator><creator>Li, Shu</creator><creator>Zhang, Tong</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20101001</creationdate><title>Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory</title><author>Dong, Guiqiang ; Li, Shu ; Zhang, Tong</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c391t-a2490e7da86dcb59e4747f4c04cf3234c45660918598bf4040473164a108f1ee3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Cell-to-cell interference</topic><topic>Circuit noise</topic><topic>Circuits</topic><topic>CMOS technology</topic><topic>Data processing</topic><topic>Degradation</topic><topic>Design engineering</topic><topic>Error correction codes</topic><topic>Flash memory</topic><topic>Flash memory (computers)</topic><topic>Interference</topic><topic>Mathematical analysis</topic><topic>Memory</topic><topic>nand flash memory</topic><topic>Noise</topic><topic>Nonvolatile memory</topic><topic>postcompensation</topic><topic>Predistortion</topic><topic>Pushing</topic><topic>Semiconductor device noise</topic><topic>Semiconductors</topic><topic>Stores</topic><topic>Studies</topic><topic>Threshold voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Dong, Guiqiang</creatorcontrib><creatorcontrib>Li, Shu</creatorcontrib><creatorcontrib>Zhang, Tong</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE transactions on circuits and systems. I, Regular papers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Dong, Guiqiang</au><au>Li, Shu</au><au>Zhang, Tong</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory</atitle><jtitle>IEEE transactions on circuits and systems. I, Regular papers</jtitle><stitle>TCSI</stitle><date>2010-10-01</date><risdate>2010</risdate><volume>57</volume><issue>10</issue><spage>2718</spage><epage>2728</epage><pages>2718-2728</pages><issn>1549-8328</issn><eissn>1558-0806</eissn><coden>ITCSCH</coden><abstract>With the appealing storage-density advantage, multilevel-per-cell (MLC) NAND Flash memory that stores more than 1 bit in each memory cell now largely dominates the global Flash memory market. However, due to the inherent smaller noise margin, the MLC NAND Flash memory is more subject to various device/circuit variability and noise, particularly as the industry is pushing the limit of technology scaling and a more aggressive use of MLC storage. Cell-to-cell interference has been well recognized as a major noise source responsible for raw-memory-storage reliability degradation. Leveraging the fact that cell-to-cell interference is a deterministic data-dependent process and can be mathematically described with a simple formula, we present two simple yet effective data-processing techniques that can well tolerate significant cell-to-cell interference at the system level. These two techniques essentially originate from two signal-processing techniques being widely used in digital communication systems to compensate communication-channel intersymbol interference. The effectiveness of these two techniques have been well demonstrated through computer simulations and analysis under an information theoretical framework, and the involved design tradeoffs are discussed in detail.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSI.2010.2046966</doi><tpages>11</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 1549-8328
ispartof IEEE transactions on circuits and systems. I, Regular papers, 2010-10, Vol.57 (10), p.2718-2728
issn 1549-8328
1558-0806
language eng
recordid cdi_crossref_primary_10_1109_TCSI_2010_2046966
source IEEE Electronic Library (IEL)
subjects Cell-to-cell interference
Circuit noise
Circuits
CMOS technology
Data processing
Degradation
Design engineering
Error correction codes
Flash memory
Flash memory (computers)
Interference
Mathematical analysis
Memory
nand flash memory
Noise
Nonvolatile memory
postcompensation
Predistortion
Pushing
Semiconductor device noise
Semiconductors
Stores
Studies
Threshold voltage
title Using Data Postcompensation and Predistortion to Tolerate Cell-to-Cell Interference in MLC nand Flash Memory
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T09%3A22%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Using%20Data%20Postcompensation%20and%20Predistortion%20to%20Tolerate%20Cell-to-Cell%20Interference%20in%20MLC%20nand%20Flash%20Memory&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20I,%20Regular%20papers&rft.au=Dong,%20Guiqiang&rft.date=2010-10-01&rft.volume=57&rft.issue=10&rft.spage=2718&rft.epage=2728&rft.pages=2718-2728&rft.issn=1549-8328&rft.eissn=1558-0806&rft.coden=ITCSCH&rft_id=info:doi/10.1109/TCSI.2010.2046966&rft_dat=%3Cproquest_RIE%3E855696368%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=1030126796&rft_id=info:pmid/&rft_ieee_id=5460923&rfr_iscdi=true