Design and Implementation of 5-D IIR Depth Velocity Filters for Light Field Video Processing
The design and hardware implementation of a low-complexity signal processing algorithm is proposed for real-time depth-velocity filtering in 5-D light field videos (LFVs). The proposed design is based on a stable 5-D infinite impulse response digital filter having three cascaded sections, each synth...
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2019-07, Vol.66 (7), p.1267-1271 |
|---|---|
| Hauptverfasser: | , , , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 1271 |
|---|---|
| container_issue | 7 |
| container_start_page | 1267 |
| container_title | IEEE transactions on circuits and systems. II, Express briefs |
| container_volume | 66 |
| creator | Wijenayake, C. Liyanage, N. Edussooriya, C. U. S. Seatang, H. Agathoklis, P. Bruton, L. T. |
| description | The design and hardware implementation of a low-complexity signal processing algorithm is proposed for real-time depth-velocity filtering in 5-D light field videos (LFVs). The proposed design is based on a stable 5-D infinite impulse response digital filter having three cascaded sections, each synthesized using the concept of multidimensional passive network resonance. A novel semi-systolic hardware implementation is proposed. Each section of the filter is implemented and tested on a Xilinx Virtex-7 FPGA platform using MATLAB-based hardware co-simulation with both synthetic and real LFV signals. A real-time processing throughput of 467 LFV frames/s is implied with each section of the filter operating at 204, 164, and 115 MHz for input LFV frames of size 9 × 9 × 220 × 360. |
| doi_str_mv | 10.1109/TCSII.2018.2874940 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCSII_2018_2874940</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8486731</ieee_id><sourcerecordid>2248674708</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-dbb3a4a51f8443dab007c1bb0cc6c47ec78af14e2c305cf359614886b49e8fce3</originalsourceid><addsrcrecordid>eNo9kF9LwzAUxYMoOKdfQF8CPnfmX5v0UTanhYGic09CSdPbLaNrZpI97NvbOvHpXi7nnMv5IXRLyYRSkj8spx9FMWGEqglTUuSCnKERTVOVcJnT82EXeSKlkJfoKoQtISwnnI3Q1wyCXXdYdzUudvsWdtBFHa3rsGtwmsxwUbzjGezjBq-gdcbGI57bNoIPuHEeL-x6E_sLtDVe2RocfvPOQAi2W1-ji0a3AW7-5hh9zp-W05dk8fpcTB8XiWF5GpO6qrgWOqWNEoLXuiJEGlpVxJjMCAlGKt1QAcxwkpqGp3lGhVJZJXJQjQE-Rven3L133wcIsdy6g-_6lyVjQmV9baJ6FTupjHcheGjKvbc77Y8lJeVAsfylWA4Uyz-KvenuZLIA8G9QQyin_AfSTG27</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2248674708</pqid></control><display><type>article</type><title>Design and Implementation of 5-D IIR Depth Velocity Filters for Light Field Video Processing</title><source>IEEE Electronic Library (IEL)</source><creator>Wijenayake, C. ; Liyanage, N. ; Edussooriya, C. U. S. ; Seatang, H. ; Agathoklis, P. ; Bruton, L. T.</creator><creatorcontrib>Wijenayake, C. ; Liyanage, N. ; Edussooriya, C. U. S. ; Seatang, H. ; Agathoklis, P. ; Bruton, L. T.</creatorcontrib><description>The design and hardware implementation of a low-complexity signal processing algorithm is proposed for real-time depth-velocity filtering in 5-D light field videos (LFVs). The proposed design is based on a stable 5-D infinite impulse response digital filter having three cascaded sections, each synthesized using the concept of multidimensional passive network resonance. A novel semi-systolic hardware implementation is proposed. Each section of the filter is implemented and tested on a Xilinx Virtex-7 FPGA platform using MATLAB-based hardware co-simulation with both synthetic and real LFV signals. A real-time processing throughput of 467 LFV frames/s is implied with each section of the filter operating at 204, 164, and 115 MHz for input LFV frames of size 9 × 9 × 220 × 360.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2018.2874940</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Algorithms ; Cameras ; Computer simulation ; depth-velocity filters ; Digital filters ; FPGA ; Hardware ; IIR filters ; Image processing ; Impulse response ; Light field videos ; Parallel processing ; Passband ; Real time ; Real-time systems ; Signal processing ; Streaming media ; Video</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2019-07, Vol.66 (7), p.1267-1271</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-dbb3a4a51f8443dab007c1bb0cc6c47ec78af14e2c305cf359614886b49e8fce3</citedby><cites>FETCH-LOGICAL-c295t-dbb3a4a51f8443dab007c1bb0cc6c47ec78af14e2c305cf359614886b49e8fce3</cites><orcidid>0000-0002-2070-1010 ; 0000-0001-6715-6198</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8486731$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8486731$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Wijenayake, C.</creatorcontrib><creatorcontrib>Liyanage, N.</creatorcontrib><creatorcontrib>Edussooriya, C. U. S.</creatorcontrib><creatorcontrib>Seatang, H.</creatorcontrib><creatorcontrib>Agathoklis, P.</creatorcontrib><creatorcontrib>Bruton, L. T.</creatorcontrib><title>Design and Implementation of 5-D IIR Depth Velocity Filters for Light Field Video Processing</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>The design and hardware implementation of a low-complexity signal processing algorithm is proposed for real-time depth-velocity filtering in 5-D light field videos (LFVs). The proposed design is based on a stable 5-D infinite impulse response digital filter having three cascaded sections, each synthesized using the concept of multidimensional passive network resonance. A novel semi-systolic hardware implementation is proposed. Each section of the filter is implemented and tested on a Xilinx Virtex-7 FPGA platform using MATLAB-based hardware co-simulation with both synthetic and real LFV signals. A real-time processing throughput of 467 LFV frames/s is implied with each section of the filter operating at 204, 164, and 115 MHz for input LFV frames of size 9 × 9 × 220 × 360.</description><subject>Algorithms</subject><subject>Cameras</subject><subject>Computer simulation</subject><subject>depth-velocity filters</subject><subject>Digital filters</subject><subject>FPGA</subject><subject>Hardware</subject><subject>IIR filters</subject><subject>Image processing</subject><subject>Impulse response</subject><subject>Light field videos</subject><subject>Parallel processing</subject><subject>Passband</subject><subject>Real time</subject><subject>Real-time systems</subject><subject>Signal processing</subject><subject>Streaming media</subject><subject>Video</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kF9LwzAUxYMoOKdfQF8CPnfmX5v0UTanhYGic09CSdPbLaNrZpI97NvbOvHpXi7nnMv5IXRLyYRSkj8spx9FMWGEqglTUuSCnKERTVOVcJnT82EXeSKlkJfoKoQtISwnnI3Q1wyCXXdYdzUudvsWdtBFHa3rsGtwmsxwUbzjGezjBq-gdcbGI57bNoIPuHEeL-x6E_sLtDVe2RocfvPOQAi2W1-ji0a3AW7-5hh9zp-W05dk8fpcTB8XiWF5GpO6qrgWOqWNEoLXuiJEGlpVxJjMCAlGKt1QAcxwkpqGp3lGhVJZJXJQjQE-Rven3L133wcIsdy6g-_6lyVjQmV9baJ6FTupjHcheGjKvbc77Y8lJeVAsfylWA4Uyz-KvenuZLIA8G9QQyin_AfSTG27</recordid><startdate>20190701</startdate><enddate>20190701</enddate><creator>Wijenayake, C.</creator><creator>Liyanage, N.</creator><creator>Edussooriya, C. U. S.</creator><creator>Seatang, H.</creator><creator>Agathoklis, P.</creator><creator>Bruton, L. T.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-2070-1010</orcidid><orcidid>https://orcid.org/0000-0001-6715-6198</orcidid></search><sort><creationdate>20190701</creationdate><title>Design and Implementation of 5-D IIR Depth Velocity Filters for Light Field Video Processing</title><author>Wijenayake, C. ; Liyanage, N. ; Edussooriya, C. U. S. ; Seatang, H. ; Agathoklis, P. ; Bruton, L. T.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-dbb3a4a51f8443dab007c1bb0cc6c47ec78af14e2c305cf359614886b49e8fce3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Algorithms</topic><topic>Cameras</topic><topic>Computer simulation</topic><topic>depth-velocity filters</topic><topic>Digital filters</topic><topic>FPGA</topic><topic>Hardware</topic><topic>IIR filters</topic><topic>Image processing</topic><topic>Impulse response</topic><topic>Light field videos</topic><topic>Parallel processing</topic><topic>Passband</topic><topic>Real time</topic><topic>Real-time systems</topic><topic>Signal processing</topic><topic>Streaming media</topic><topic>Video</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Wijenayake, C.</creatorcontrib><creatorcontrib>Liyanage, N.</creatorcontrib><creatorcontrib>Edussooriya, C. U. S.</creatorcontrib><creatorcontrib>Seatang, H.</creatorcontrib><creatorcontrib>Agathoklis, P.</creatorcontrib><creatorcontrib>Bruton, L. T.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wijenayake, C.</au><au>Liyanage, N.</au><au>Edussooriya, C. U. S.</au><au>Seatang, H.</au><au>Agathoklis, P.</au><au>Bruton, L. T.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design and Implementation of 5-D IIR Depth Velocity Filters for Light Field Video Processing</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2019-07-01</date><risdate>2019</risdate><volume>66</volume><issue>7</issue><spage>1267</spage><epage>1271</epage><pages>1267-1271</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>The design and hardware implementation of a low-complexity signal processing algorithm is proposed for real-time depth-velocity filtering in 5-D light field videos (LFVs). The proposed design is based on a stable 5-D infinite impulse response digital filter having three cascaded sections, each synthesized using the concept of multidimensional passive network resonance. A novel semi-systolic hardware implementation is proposed. Each section of the filter is implemented and tested on a Xilinx Virtex-7 FPGA platform using MATLAB-based hardware co-simulation with both synthetic and real LFV signals. A real-time processing throughput of 467 LFV frames/s is implied with each section of the filter operating at 204, 164, and 115 MHz for input LFV frames of size 9 × 9 × 220 × 360.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2018.2874940</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0002-2070-1010</orcidid><orcidid>https://orcid.org/0000-0001-6715-6198</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1549-7747 |
| ispartof | IEEE transactions on circuits and systems. II, Express briefs, 2019-07, Vol.66 (7), p.1267-1271 |
| issn | 1549-7747 1558-3791 |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_TCSII_2018_2874940 |
| source | IEEE Electronic Library (IEL) |
| subjects | Algorithms Cameras Computer simulation depth-velocity filters Digital filters FPGA Hardware IIR filters Image processing Impulse response Light field videos Parallel processing Passband Real time Real-time systems Signal processing Streaming media Video |
| title | Design and Implementation of 5-D IIR Depth Velocity Filters for Light Field Video Processing |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T23%3A05%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20and%20Implementation%20of%205-D%20IIR%20Depth%20Velocity%20Filters%20for%20Light%20Field%20Video%20Processing&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Wijenayake,%20C.&rft.date=2019-07-01&rft.volume=66&rft.issue=7&rft.spage=1267&rft.epage=1271&rft.pages=1267-1271&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2018.2874940&rft_dat=%3Cproquest_RIE%3E2248674708%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2248674708&rft_id=info:pmid/&rft_ieee_id=8486731&rfr_iscdi=true |