Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector
The combination of features from an accelerated segment test (FAST) corners and binary robust independent elementary feature (BRIEF) descriptors provide highly robust image features. We present a novel detector for computing the FAST-BRIEF features from streaming images. To reduce the complexity of...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on circuits and systems. II, Express briefs Express briefs, 2019-02, Vol.66 (2), p.282-286 |
---|---|
Hauptverfasser: | , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 286 |
---|---|
container_issue | 2 |
container_start_page | 282 |
container_title | IEEE transactions on circuits and systems. II, Express briefs |
container_volume | 66 |
creator | Lam, Siew-Kei Jiang, Guiyuan Wu, Meiqing Cao, Bin |
description | The combination of features from an accelerated segment test (FAST) corners and binary robust independent elementary feature (BRIEF) descriptors provide highly robust image features. We present a novel detector for computing the FAST-BRIEF features from streaming images. To reduce the complexity of the BRIEF descriptor, we employ an optimized adder tree to perform summation by accumulation on streaming pixels for the smoothing operation. Since the window buffer used in existing designs for computing the BRIEF point-pairs are often poorly utilized, we propose an efficient sampling scheme that exploits register reuse to minimize the number of registers. Synthesis results based on 65-nm CMOS technology show that the proposed FAST-BRIEF core achieves over 40% reduction in area-delay product compared to the baseline design. In addition, we show that the proposed architecture can achieve 1.4× higher throughput than the baseline architecture with slightly lower energy consumption. |
doi_str_mv | 10.1109/TCSII.2018.2846683 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCSII_2018_2846683</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>8382255</ieee_id><sourcerecordid>2175411399</sourcerecordid><originalsourceid>FETCH-LOGICAL-c339t-a48b11ea8b946da009dee98ab47162f62640eee44ab76a8b0f56bfe1d99d7d243</originalsourceid><addsrcrecordid>eNo9kMtOwzAQRS0EEqXwA7CxxDrFr_ixDKWBSJWQaFhbTjIGVzQpTrrg70loxWpGM_fOHR2EbilZUErMQ7ncFMWCEaoXTAspNT9DM5qmOuHK0POpFyZRSqhLdNX3W0KYIZzNUJ5FcEkZdoBX3oc6QDvgzTAOd6H9wFmsP8MA9XCIgH0XcZ5tSuzaBj--FascP8G07OI1uvDuq4ebU52j93xVLl-S9etzsczWSc25GRIndEUpOF0ZIRtHiGkAjHaVUFQyL5kUBACEcJWSo4r4VFYeaGNMoxom-BzdH-_uY_d9gH6w2-4Q2zHSMqpSQSk3ZlSxo6qOXd9H8HYfw87FH0uJnXjZP1524mVPvEbT3dEUxg_-DZprxtKU_wINiWV1</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2175411399</pqid></control><display><type>article</type><title>Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector</title><source>IEEE Electronic Library (IEL)</source><creator>Lam, Siew-Kei ; Jiang, Guiyuan ; Wu, Meiqing ; Cao, Bin</creator><creatorcontrib>Lam, Siew-Kei ; Jiang, Guiyuan ; Wu, Meiqing ; Cao, Bin</creatorcontrib><description>The combination of features from an accelerated segment test (FAST) corners and binary robust independent elementary feature (BRIEF) descriptors provide highly robust image features. We present a novel detector for computing the FAST-BRIEF features from streaming images. To reduce the complexity of the BRIEF descriptor, we employ an optimized adder tree to perform summation by accumulation on streaming pixels for the smoothing operation. Since the window buffer used in existing designs for computing the BRIEF point-pairs are often poorly utilized, we propose an efficient sampling scheme that exploits register reuse to minimize the number of registers. Synthesis results based on 65-nm CMOS technology show that the proposed FAST-BRIEF core achieves over 40% reduction in area-delay product compared to the baseline design. In addition, we show that the proposed architecture can achieve 1.4× higher throughput than the baseline architecture with slightly lower energy consumption.</description><identifier>ISSN: 1549-7747</identifier><identifier>EISSN: 1558-3791</identifier><identifier>DOI: 10.1109/TCSII.2018.2846683</identifier><identifier>CODEN: ICSPE5</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Accelerated tests ; Adders ; Architecture ; CMOS ; Computation ; Computer architecture ; Delays ; Detectors ; embedded vision ; Energy consumption ; Feature descriptor ; hardware acceleration ; Registers ; Smoothing methods ; Streaming media ; VLSI</subject><ispartof>IEEE transactions on circuits and systems. II, Express briefs, 2019-02, Vol.66 (2), p.282-286</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2019</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c339t-a48b11ea8b946da009dee98ab47162f62640eee44ab76a8b0f56bfe1d99d7d243</citedby><cites>FETCH-LOGICAL-c339t-a48b11ea8b946da009dee98ab47162f62640eee44ab76a8b0f56bfe1d99d7d243</cites><orcidid>0000-0002-1398-821X ; 0000-0002-8346-2635</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/8382255$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/8382255$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Lam, Siew-Kei</creatorcontrib><creatorcontrib>Jiang, Guiyuan</creatorcontrib><creatorcontrib>Wu, Meiqing</creatorcontrib><creatorcontrib>Cao, Bin</creatorcontrib><title>Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector</title><title>IEEE transactions on circuits and systems. II, Express briefs</title><addtitle>TCSII</addtitle><description>The combination of features from an accelerated segment test (FAST) corners and binary robust independent elementary feature (BRIEF) descriptors provide highly robust image features. We present a novel detector for computing the FAST-BRIEF features from streaming images. To reduce the complexity of the BRIEF descriptor, we employ an optimized adder tree to perform summation by accumulation on streaming pixels for the smoothing operation. Since the window buffer used in existing designs for computing the BRIEF point-pairs are often poorly utilized, we propose an efficient sampling scheme that exploits register reuse to minimize the number of registers. Synthesis results based on 65-nm CMOS technology show that the proposed FAST-BRIEF core achieves over 40% reduction in area-delay product compared to the baseline design. In addition, we show that the proposed architecture can achieve 1.4× higher throughput than the baseline architecture with slightly lower energy consumption.</description><subject>Accelerated tests</subject><subject>Adders</subject><subject>Architecture</subject><subject>CMOS</subject><subject>Computation</subject><subject>Computer architecture</subject><subject>Delays</subject><subject>Detectors</subject><subject>embedded vision</subject><subject>Energy consumption</subject><subject>Feature descriptor</subject><subject>hardware acceleration</subject><subject>Registers</subject><subject>Smoothing methods</subject><subject>Streaming media</subject><subject>VLSI</subject><issn>1549-7747</issn><issn>1558-3791</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kMtOwzAQRS0EEqXwA7CxxDrFr_ixDKWBSJWQaFhbTjIGVzQpTrrg70loxWpGM_fOHR2EbilZUErMQ7ncFMWCEaoXTAspNT9DM5qmOuHK0POpFyZRSqhLdNX3W0KYIZzNUJ5FcEkZdoBX3oc6QDvgzTAOd6H9wFmsP8MA9XCIgH0XcZ5tSuzaBj--FascP8G07OI1uvDuq4ebU52j93xVLl-S9etzsczWSc25GRIndEUpOF0ZIRtHiGkAjHaVUFQyL5kUBACEcJWSo4r4VFYeaGNMoxom-BzdH-_uY_d9gH6w2-4Q2zHSMqpSQSk3ZlSxo6qOXd9H8HYfw87FH0uJnXjZP1524mVPvEbT3dEUxg_-DZprxtKU_wINiWV1</recordid><startdate>20190201</startdate><enddate>20190201</enddate><creator>Lam, Siew-Kei</creator><creator>Jiang, Guiyuan</creator><creator>Wu, Meiqing</creator><creator>Cao, Bin</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><orcidid>https://orcid.org/0000-0002-1398-821X</orcidid><orcidid>https://orcid.org/0000-0002-8346-2635</orcidid></search><sort><creationdate>20190201</creationdate><title>Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector</title><author>Lam, Siew-Kei ; Jiang, Guiyuan ; Wu, Meiqing ; Cao, Bin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c339t-a48b11ea8b946da009dee98ab47162f62640eee44ab76a8b0f56bfe1d99d7d243</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Accelerated tests</topic><topic>Adders</topic><topic>Architecture</topic><topic>CMOS</topic><topic>Computation</topic><topic>Computer architecture</topic><topic>Delays</topic><topic>Detectors</topic><topic>embedded vision</topic><topic>Energy consumption</topic><topic>Feature descriptor</topic><topic>hardware acceleration</topic><topic>Registers</topic><topic>Smoothing methods</topic><topic>Streaming media</topic><topic>VLSI</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Lam, Siew-Kei</creatorcontrib><creatorcontrib>Jiang, Guiyuan</creatorcontrib><creatorcontrib>Wu, Meiqing</creatorcontrib><creatorcontrib>Cao, Bin</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Lam, Siew-Kei</au><au>Jiang, Guiyuan</au><au>Wu, Meiqing</au><au>Cao, Bin</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector</atitle><jtitle>IEEE transactions on circuits and systems. II, Express briefs</jtitle><stitle>TCSII</stitle><date>2019-02-01</date><risdate>2019</risdate><volume>66</volume><issue>2</issue><spage>282</spage><epage>286</epage><pages>282-286</pages><issn>1549-7747</issn><eissn>1558-3791</eissn><coden>ICSPE5</coden><abstract>The combination of features from an accelerated segment test (FAST) corners and binary robust independent elementary feature (BRIEF) descriptors provide highly robust image features. We present a novel detector for computing the FAST-BRIEF features from streaming images. To reduce the complexity of the BRIEF descriptor, we employ an optimized adder tree to perform summation by accumulation on streaming pixels for the smoothing operation. Since the window buffer used in existing designs for computing the BRIEF point-pairs are often poorly utilized, we propose an efficient sampling scheme that exploits register reuse to minimize the number of registers. Synthesis results based on 65-nm CMOS technology show that the proposed FAST-BRIEF core achieves over 40% reduction in area-delay product compared to the baseline design. In addition, we show that the proposed architecture can achieve 1.4× higher throughput than the baseline architecture with slightly lower energy consumption.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCSII.2018.2846683</doi><tpages>5</tpages><orcidid>https://orcid.org/0000-0002-1398-821X</orcidid><orcidid>https://orcid.org/0000-0002-8346-2635</orcidid><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 1549-7747 |
ispartof | IEEE transactions on circuits and systems. II, Express briefs, 2019-02, Vol.66 (2), p.282-286 |
issn | 1549-7747 1558-3791 |
language | eng |
recordid | cdi_crossref_primary_10_1109_TCSII_2018_2846683 |
source | IEEE Electronic Library (IEL) |
subjects | Accelerated tests Adders Architecture CMOS Computation Computer architecture Delays Detectors embedded vision Energy consumption Feature descriptor hardware acceleration Registers Smoothing methods Streaming media VLSI |
title | Area-Time Efficient Streaming Architecture for FAST and BRIEF Detector |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T03%3A19%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Area-Time%20Efficient%20Streaming%20Architecture%20for%20FAST%20and%20BRIEF%20Detector&rft.jtitle=IEEE%20transactions%20on%20circuits%20and%20systems.%20II,%20Express%20briefs&rft.au=Lam,%20Siew-Kei&rft.date=2019-02-01&rft.volume=66&rft.issue=2&rft.spage=282&rft.epage=286&rft.pages=282-286&rft.issn=1549-7747&rft.eissn=1558-3791&rft.coden=ICSPE5&rft_id=info:doi/10.1109/TCSII.2018.2846683&rft_dat=%3Cproquest_RIE%3E2175411399%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2175411399&rft_id=info:pmid/&rft_ieee_id=8382255&rfr_iscdi=true |