LBIST for Automotive ICs With Enhanced Test Generation
Contemporary and emergent automotive systems are heavily populated by complex integrated electronics. The number of safety-critical devices used in advanced driver-assistance systems or autonomous vehicles is growing with high-end models containing hundreds of embedded microcontrollers. Achieving fu...
Gespeichert in:
Veröffentlicht in: | IEEE transactions on computer-aided design of integrated circuits and systems 2022-07, Vol.41 (7), p.2290-2300 |
---|---|
Hauptverfasser: | , , , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | 2300 |
---|---|
container_issue | 7 |
container_start_page | 2290 |
container_title | IEEE transactions on computer-aided design of integrated circuits and systems |
container_volume | 41 |
creator | Kaczmarek, Bartosz Mrugalski, Grzegorz Mukherjee, Nilanjan Pogiel, Artur Rajski, Janusz Rybak, Lukasz Tyszer, Jerzy |
description | Contemporary and emergent automotive systems are heavily populated by complex integrated electronics. The number of safety-critical devices used in advanced driver-assistance systems or autonomous vehicles is growing with high-end models containing hundreds of embedded microcontrollers. Achieving functionally safe automotive electronics requires test solutions that might be costly to engineer. Therefore, to address challenges posed by high-quality and long-term reliability requirements, this article presents low-cost test pattern generation schemes for a scan-based hybrid logic BIST of automotive ICs. It may allow one to optimize test coverage and test time during in-system test applications. The first presented technique deploys a seed-flipping PRPG to periodically complement PRPG stages in a methodical tree-traversal manner. The second scheme is based on a seed-sorting approach that allows additional tradeoffs between test data volume and test coverage. As shown in this article, the proposed schemes can be easily integrated with a test compression environment and deployed in different modes of in-system testing, such as key-off, key-on, and periodic (incremental) online tests. Experimental results obtained for automotive designs and reported herein show improvements in test quality over conventional logic BIST schemes. |
doi_str_mv | 10.1109/TCAD.2021.3100741 |
format | Article |
fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_TCAD_2021_3100741</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>9499119</ieee_id><sourcerecordid>2677852891</sourcerecordid><originalsourceid>FETCH-LOGICAL-c1381-fc9eb76a7d2e639eec461f8a942088d13c84f35ba6d6aa747418f9d3d90139353</originalsourceid><addsrcrecordid>eNo9kE1LAzEQhoMoWKs_QLwEPG_NJNl8HOtaa6HgwRWPId1N6Ba7qclW8N83pcXTHOZ5Z14ehO6BTACIfqqr6cuEEgoTBoRIDhdoBJrJgkMJl2hEqFRFXpBrdJPShhDgJdUjJJbPi48a-xDxdD-EbRi6X4cXVcJf3bDGs35t-8a1uHZpwHPXu2iHLvS36Mrb7-TuznOMPl9ndfVWLN_ni2q6LBpgCgrfaLeSwsqWOsG0cw0X4JXVnBKlWmCN4p6VKytaYa3kubfyumWtJsA0K9kYPZ7u7mL42ecOZhP2sc8vDRVSqpIqDZmCE9XEkFJ03uxit7XxzwAxRz3mqMcc9Ziznpx5OGU659w_r7nWkL0dAFg8XhI</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2677852891</pqid></control><display><type>article</type><title>LBIST for Automotive ICs With Enhanced Test Generation</title><source>IEEE Electronic Library (IEL)</source><creator>Kaczmarek, Bartosz ; Mrugalski, Grzegorz ; Mukherjee, Nilanjan ; Pogiel, Artur ; Rajski, Janusz ; Rybak, Lukasz ; Tyszer, Jerzy</creator><creatorcontrib>Kaczmarek, Bartosz ; Mrugalski, Grzegorz ; Mukherjee, Nilanjan ; Pogiel, Artur ; Rajski, Janusz ; Rybak, Lukasz ; Tyszer, Jerzy</creatorcontrib><description>Contemporary and emergent automotive systems are heavily populated by complex integrated electronics. The number of safety-critical devices used in advanced driver-assistance systems or autonomous vehicles is growing with high-end models containing hundreds of embedded microcontrollers. Achieving functionally safe automotive electronics requires test solutions that might be costly to engineer. Therefore, to address challenges posed by high-quality and long-term reliability requirements, this article presents low-cost test pattern generation schemes for a scan-based hybrid logic BIST of automotive ICs. It may allow one to optimize test coverage and test time during in-system test applications. The first presented technique deploys a seed-flipping PRPG to periodically complement PRPG stages in a methodical tree-traversal manner. The second scheme is based on a seed-sorting approach that allows additional tradeoffs between test data volume and test coverage. As shown in this article, the proposed schemes can be easily integrated with a test compression environment and deployed in different modes of in-system testing, such as key-off, key-on, and periodic (incremental) online tests. Experimental results obtained for automotive designs and reported herein show improvements in test quality over conventional logic BIST schemes.</description><identifier>ISSN: 0278-0070</identifier><identifier>EISSN: 1937-4151</identifier><identifier>DOI: 10.1109/TCAD.2021.3100741</identifier><identifier>CODEN: ITCSDI</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Advanced driver assistance systems ; Automobiles ; Automotive electronics ; Automotive engineering ; Built-in self-test ; Circuit faults ; Embedded microcontrollers ; Embedded-test ; Integrated circuits ; LFSR reseeding ; logic built-in self-test (LBIST) ; Logic gates ; Microcontrollers ; Pattern generation ; Reliability engineering ; Safety ; Safety critical ; scan-based testing ; test application time ; Test pattern generators ; Testing time ; Trajectory</subject><ispartof>IEEE transactions on computer-aided design of integrated circuits and systems, 2022-07, Vol.41 (7), p.2290-2300</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2022</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c1381-fc9eb76a7d2e639eec461f8a942088d13c84f35ba6d6aa747418f9d3d90139353</citedby><cites>FETCH-LOGICAL-c1381-fc9eb76a7d2e639eec461f8a942088d13c84f35ba6d6aa747418f9d3d90139353</cites><orcidid>0000-0001-9378-127X ; 0000-0001-5271-1566 ; 0000-0001-9722-2344 ; 0000-0001-6689-7525 ; 0000-0003-2124-447X ; 0000-0001-6219-358X ; 0000-0002-6294-394X</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/9499119$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/9499119$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Kaczmarek, Bartosz</creatorcontrib><creatorcontrib>Mrugalski, Grzegorz</creatorcontrib><creatorcontrib>Mukherjee, Nilanjan</creatorcontrib><creatorcontrib>Pogiel, Artur</creatorcontrib><creatorcontrib>Rajski, Janusz</creatorcontrib><creatorcontrib>Rybak, Lukasz</creatorcontrib><creatorcontrib>Tyszer, Jerzy</creatorcontrib><title>LBIST for Automotive ICs With Enhanced Test Generation</title><title>IEEE transactions on computer-aided design of integrated circuits and systems</title><addtitle>TCAD</addtitle><description>Contemporary and emergent automotive systems are heavily populated by complex integrated electronics. The number of safety-critical devices used in advanced driver-assistance systems or autonomous vehicles is growing with high-end models containing hundreds of embedded microcontrollers. Achieving functionally safe automotive electronics requires test solutions that might be costly to engineer. Therefore, to address challenges posed by high-quality and long-term reliability requirements, this article presents low-cost test pattern generation schemes for a scan-based hybrid logic BIST of automotive ICs. It may allow one to optimize test coverage and test time during in-system test applications. The first presented technique deploys a seed-flipping PRPG to periodically complement PRPG stages in a methodical tree-traversal manner. The second scheme is based on a seed-sorting approach that allows additional tradeoffs between test data volume and test coverage. As shown in this article, the proposed schemes can be easily integrated with a test compression environment and deployed in different modes of in-system testing, such as key-off, key-on, and periodic (incremental) online tests. Experimental results obtained for automotive designs and reported herein show improvements in test quality over conventional logic BIST schemes.</description><subject>Advanced driver assistance systems</subject><subject>Automobiles</subject><subject>Automotive electronics</subject><subject>Automotive engineering</subject><subject>Built-in self-test</subject><subject>Circuit faults</subject><subject>Embedded microcontrollers</subject><subject>Embedded-test</subject><subject>Integrated circuits</subject><subject>LFSR reseeding</subject><subject>logic built-in self-test (LBIST)</subject><subject>Logic gates</subject><subject>Microcontrollers</subject><subject>Pattern generation</subject><subject>Reliability engineering</subject><subject>Safety</subject><subject>Safety critical</subject><subject>scan-based testing</subject><subject>test application time</subject><subject>Test pattern generators</subject><subject>Testing time</subject><subject>Trajectory</subject><issn>0278-0070</issn><issn>1937-4151</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2022</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kE1LAzEQhoMoWKs_QLwEPG_NJNl8HOtaa6HgwRWPId1N6Ba7qclW8N83pcXTHOZ5Z14ehO6BTACIfqqr6cuEEgoTBoRIDhdoBJrJgkMJl2hEqFRFXpBrdJPShhDgJdUjJJbPi48a-xDxdD-EbRi6X4cXVcJf3bDGs35t-8a1uHZpwHPXu2iHLvS36Mrb7-TuznOMPl9ndfVWLN_ni2q6LBpgCgrfaLeSwsqWOsG0cw0X4JXVnBKlWmCN4p6VKytaYa3kubfyumWtJsA0K9kYPZ7u7mL42ecOZhP2sc8vDRVSqpIqDZmCE9XEkFJ03uxit7XxzwAxRz3mqMcc9Ziznpx5OGU659w_r7nWkL0dAFg8XhI</recordid><startdate>202207</startdate><enddate>202207</enddate><creator>Kaczmarek, Bartosz</creator><creator>Mrugalski, Grzegorz</creator><creator>Mukherjee, Nilanjan</creator><creator>Pogiel, Artur</creator><creator>Rajski, Janusz</creator><creator>Rybak, Lukasz</creator><creator>Tyszer, Jerzy</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><orcidid>https://orcid.org/0000-0001-9378-127X</orcidid><orcidid>https://orcid.org/0000-0001-5271-1566</orcidid><orcidid>https://orcid.org/0000-0001-9722-2344</orcidid><orcidid>https://orcid.org/0000-0001-6689-7525</orcidid><orcidid>https://orcid.org/0000-0003-2124-447X</orcidid><orcidid>https://orcid.org/0000-0001-6219-358X</orcidid><orcidid>https://orcid.org/0000-0002-6294-394X</orcidid></search><sort><creationdate>202207</creationdate><title>LBIST for Automotive ICs With Enhanced Test Generation</title><author>Kaczmarek, Bartosz ; Mrugalski, Grzegorz ; Mukherjee, Nilanjan ; Pogiel, Artur ; Rajski, Janusz ; Rybak, Lukasz ; Tyszer, Jerzy</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c1381-fc9eb76a7d2e639eec461f8a942088d13c84f35ba6d6aa747418f9d3d90139353</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2022</creationdate><topic>Advanced driver assistance systems</topic><topic>Automobiles</topic><topic>Automotive electronics</topic><topic>Automotive engineering</topic><topic>Built-in self-test</topic><topic>Circuit faults</topic><topic>Embedded microcontrollers</topic><topic>Embedded-test</topic><topic>Integrated circuits</topic><topic>LFSR reseeding</topic><topic>logic built-in self-test (LBIST)</topic><topic>Logic gates</topic><topic>Microcontrollers</topic><topic>Pattern generation</topic><topic>Reliability engineering</topic><topic>Safety</topic><topic>Safety critical</topic><topic>scan-based testing</topic><topic>test application time</topic><topic>Test pattern generators</topic><topic>Testing time</topic><topic>Trajectory</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Kaczmarek, Bartosz</creatorcontrib><creatorcontrib>Mrugalski, Grzegorz</creatorcontrib><creatorcontrib>Mukherjee, Nilanjan</creatorcontrib><creatorcontrib>Pogiel, Artur</creatorcontrib><creatorcontrib>Rajski, Janusz</creatorcontrib><creatorcontrib>Rybak, Lukasz</creatorcontrib><creatorcontrib>Tyszer, Jerzy</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kaczmarek, Bartosz</au><au>Mrugalski, Grzegorz</au><au>Mukherjee, Nilanjan</au><au>Pogiel, Artur</au><au>Rajski, Janusz</au><au>Rybak, Lukasz</au><au>Tyszer, Jerzy</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>LBIST for Automotive ICs With Enhanced Test Generation</atitle><jtitle>IEEE transactions on computer-aided design of integrated circuits and systems</jtitle><stitle>TCAD</stitle><date>2022-07</date><risdate>2022</risdate><volume>41</volume><issue>7</issue><spage>2290</spage><epage>2300</epage><pages>2290-2300</pages><issn>0278-0070</issn><eissn>1937-4151</eissn><coden>ITCSDI</coden><abstract>Contemporary and emergent automotive systems are heavily populated by complex integrated electronics. The number of safety-critical devices used in advanced driver-assistance systems or autonomous vehicles is growing with high-end models containing hundreds of embedded microcontrollers. Achieving functionally safe automotive electronics requires test solutions that might be costly to engineer. Therefore, to address challenges posed by high-quality and long-term reliability requirements, this article presents low-cost test pattern generation schemes for a scan-based hybrid logic BIST of automotive ICs. It may allow one to optimize test coverage and test time during in-system test applications. The first presented technique deploys a seed-flipping PRPG to periodically complement PRPG stages in a methodical tree-traversal manner. The second scheme is based on a seed-sorting approach that allows additional tradeoffs between test data volume and test coverage. As shown in this article, the proposed schemes can be easily integrated with a test compression environment and deployed in different modes of in-system testing, such as key-off, key-on, and periodic (incremental) online tests. Experimental results obtained for automotive designs and reported herein show improvements in test quality over conventional logic BIST schemes.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/TCAD.2021.3100741</doi><tpages>11</tpages><orcidid>https://orcid.org/0000-0001-9378-127X</orcidid><orcidid>https://orcid.org/0000-0001-5271-1566</orcidid><orcidid>https://orcid.org/0000-0001-9722-2344</orcidid><orcidid>https://orcid.org/0000-0001-6689-7525</orcidid><orcidid>https://orcid.org/0000-0003-2124-447X</orcidid><orcidid>https://orcid.org/0000-0001-6219-358X</orcidid><orcidid>https://orcid.org/0000-0002-6294-394X</orcidid></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | ISSN: 0278-0070 |
ispartof | IEEE transactions on computer-aided design of integrated circuits and systems, 2022-07, Vol.41 (7), p.2290-2300 |
issn | 0278-0070 1937-4151 |
language | eng |
recordid | cdi_crossref_primary_10_1109_TCAD_2021_3100741 |
source | IEEE Electronic Library (IEL) |
subjects | Advanced driver assistance systems Automobiles Automotive electronics Automotive engineering Built-in self-test Circuit faults Embedded microcontrollers Embedded-test Integrated circuits LFSR reseeding logic built-in self-test (LBIST) Logic gates Microcontrollers Pattern generation Reliability engineering Safety Safety critical scan-based testing test application time Test pattern generators Testing time Trajectory |
title | LBIST for Automotive ICs With Enhanced Test Generation |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T10%3A21%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=LBIST%20for%20Automotive%20ICs%20With%20Enhanced%20Test%20Generation&rft.jtitle=IEEE%20transactions%20on%20computer-aided%20design%20of%20integrated%20circuits%20and%20systems&rft.au=Kaczmarek,%20Bartosz&rft.date=2022-07&rft.volume=41&rft.issue=7&rft.spage=2290&rft.epage=2300&rft.pages=2290-2300&rft.issn=0278-0070&rft.eissn=1937-4151&rft.coden=ITCSDI&rft_id=info:doi/10.1109/TCAD.2021.3100741&rft_dat=%3Cproquest_RIE%3E2677852891%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2677852891&rft_id=info:pmid/&rft_ieee_id=9499119&rfr_iscdi=true |