Hardware-Level Thread Migration to Reduce On-Chip Data Movement Via Reinforcement Learning

As the number of processing cores and associated threads in chip multiprocessors (CMPs) continues to scale out, on-chip memory access latency dominates application execution time due to increased data movement. Although tiled CMP architectures with distributed shared caches provide a scalable design...

Ausführliche Beschreibung