Linear-kink-noise suppression in partially depleted SOI using the twin-gate MOSFET configuration

The impact of using a twin-gate (TG) configuration on the gate-induced excess Lorentzian noise in thin-gate partially depleted (PD) silicon-on-insulator (SOI) n-MOSFETs has been investigated and compared with the behavior in a single-gate (SG) device. A reduction by a factor 2 of the noise overshoot...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE electron device letters 2005-07, Vol.26 (7), p.510-512
Hauptverfasser: Simoen, E., Claeys, C., Lukyanchikova, N., Garbar, N., Smolanka, A.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The impact of using a twin-gate (TG) configuration on the gate-induced excess Lorentzian noise in thin-gate partially depleted (PD) silicon-on-insulator (SOI) n-MOSFETs has been investigated and compared with the behavior in a single-gate (SG) device. A reduction by a factor 2 of the noise overshoot amplitude at a frequency of 10 Hz can be obtained in the TG case, which is related to a similar reduction of the plateau amplitude of the Lorentzian noise component. It is shown that this decrease is generated by a lowering of the body-effect factor /spl gamma//sub B/ due to the presence of the inner floating n/sup +/ contact. It is believed that there, recombination of the injected holes takes place, thereby pinning the channel potential.
ISSN:0741-3106
1558-0563
DOI:10.1109/LED.2005.851178