High-voltage management in single-supply CHE NOR-type flash memories

In a flash memory, a number of voltage levels different from V/sub DD/ are needed to perform the required operations (read, program, and erase) on the array cells. In the case of single-supply memory devices, voltages higher than V/sub DD/ as well as negative voltages, which are referred to as high...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Proceedings of the IEEE 2003-04, Vol.91 (4), p.554-568
Hauptverfasser: Motta, I., Ragone, G., Khouri, O., Torelli, G., Micheloni, R.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 568
container_issue 4
container_start_page 554
container_title Proceedings of the IEEE
container_volume 91
creator Motta, I.
Ragone, G.
Khouri, O.
Torelli, G.
Micheloni, R.
description In a flash memory, a number of voltage levels different from V/sub DD/ are needed to perform the required operations (read, program, and erase) on the array cells. In the case of single-supply memory devices, voltages higher than V/sub DD/ as well as negative voltages, which are referred to as high voltages (HVs), must be produced on-chip. This paper aims at giving the reader an overview of how HVs are generated and managed in single-supply NOR-type flash memories programmed by channel hot-electron injection. Both schemes used for conventional (i.e., bilevel) memory devices and schemes designed to meet multilevel memory requirements are addressed.
doi_str_mv 10.1109/JPROC.2003.811706
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JPROC_2003_811706</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>1199083</ieee_id><sourcerecordid>2429038341</sourcerecordid><originalsourceid>FETCH-LOGICAL-c358t-9637fdecada4811cd5605140fa488860e744943d546fda99fc9670a41d5c3af23</originalsourceid><addsrcrecordid>eNqNkctKw0AUhgdRsFYfQNwEV26mnrlmZimxWqVYKboehmTSpuRmJhH69k6NILhydTjw_efCh9AlgRkhoG-fX9erZEYB2EwREoM8QhMihMKUCnmMJgBEYU2JPkVn3u8ggEKyCbpfFJst_mzK3m5cVNk6lMrVfVTUkS_qTemwH9q23EfJYh69rNa437cuykvrt1HlqqYrnD9HJ7ktvbv4qVP0_jB_SxZ4uXp8Su6WOGVC9VhLFueZS21meTgyzYQEQTjkoVVKgos515xlgss8s1rnqZYxWE4ykTKbUzZFN-Pctms-Bud7UxU-dWVpa9cM3hAZE6YVKP4vlMaUKxbQ6z_orhm6OjxilOJUUNAiQGSE0q7xvnO5abuist3eEDAHA-bbgDkYMKOBkLkaM4Vz7pcnWkNY-wXAfn_C</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>884252095</pqid></control><display><type>article</type><title>High-voltage management in single-supply CHE NOR-type flash memories</title><source>IEEE Electronic Library (IEL)</source><creator>Motta, I. ; Ragone, G. ; Khouri, O. ; Torelli, G. ; Micheloni, R.</creator><creatorcontrib>Motta, I. ; Ragone, G. ; Khouri, O. ; Torelli, G. ; Micheloni, R.</creatorcontrib><description>In a flash memory, a number of voltage levels different from V/sub DD/ are needed to perform the required operations (read, program, and erase) on the array cells. In the case of single-supply memory devices, voltages higher than V/sub DD/ as well as negative voltages, which are referred to as high voltages (HVs), must be produced on-chip. This paper aims at giving the reader an overview of how HVs are generated and managed in single-supply NOR-type flash memories programmed by channel hot-electron injection. Both schemes used for conventional (i.e., bilevel) memory devices and schemes designed to meet multilevel memory requirements are addressed.</description><identifier>ISSN: 0018-9219</identifier><identifier>EISSN: 1558-2256</identifier><identifier>DOI: 10.1109/JPROC.2003.811706</identifier><identifier>CODEN: IEEPAD</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Arrays ; Channel hot electron injection ; Channels ; Data storage ; Decoding ; Electric potential ; Flash memory ; Flash memory (computers) ; Hip ; Joining processes ; Logic programming ; Memory devices ; Memory management ; Multilevel ; Nonvolatile memory ; Standby generators ; Threshold voltage ; Voltage</subject><ispartof>Proceedings of the IEEE, 2003-04, Vol.91 (4), p.554-568</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2003</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c358t-9637fdecada4811cd5605140fa488860e744943d546fda99fc9670a41d5c3af23</citedby><cites>FETCH-LOGICAL-c358t-9637fdecada4811cd5605140fa488860e744943d546fda99fc9670a41d5c3af23</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/1199083$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>315,781,785,797,27929,27930,54763</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/1199083$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Motta, I.</creatorcontrib><creatorcontrib>Ragone, G.</creatorcontrib><creatorcontrib>Khouri, O.</creatorcontrib><creatorcontrib>Torelli, G.</creatorcontrib><creatorcontrib>Micheloni, R.</creatorcontrib><title>High-voltage management in single-supply CHE NOR-type flash memories</title><title>Proceedings of the IEEE</title><addtitle>JPROC</addtitle><description>In a flash memory, a number of voltage levels different from V/sub DD/ are needed to perform the required operations (read, program, and erase) on the array cells. In the case of single-supply memory devices, voltages higher than V/sub DD/ as well as negative voltages, which are referred to as high voltages (HVs), must be produced on-chip. This paper aims at giving the reader an overview of how HVs are generated and managed in single-supply NOR-type flash memories programmed by channel hot-electron injection. Both schemes used for conventional (i.e., bilevel) memory devices and schemes designed to meet multilevel memory requirements are addressed.</description><subject>Arrays</subject><subject>Channel hot electron injection</subject><subject>Channels</subject><subject>Data storage</subject><subject>Decoding</subject><subject>Electric potential</subject><subject>Flash memory</subject><subject>Flash memory (computers)</subject><subject>Hip</subject><subject>Joining processes</subject><subject>Logic programming</subject><subject>Memory devices</subject><subject>Memory management</subject><subject>Multilevel</subject><subject>Nonvolatile memory</subject><subject>Standby generators</subject><subject>Threshold voltage</subject><subject>Voltage</subject><issn>0018-9219</issn><issn>1558-2256</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2003</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqNkctKw0AUhgdRsFYfQNwEV26mnrlmZimxWqVYKboehmTSpuRmJhH69k6NILhydTjw_efCh9AlgRkhoG-fX9erZEYB2EwREoM8QhMihMKUCnmMJgBEYU2JPkVn3u8ggEKyCbpfFJst_mzK3m5cVNk6lMrVfVTUkS_qTemwH9q23EfJYh69rNa437cuykvrt1HlqqYrnD9HJ7ktvbv4qVP0_jB_SxZ4uXp8Su6WOGVC9VhLFueZS21meTgyzYQEQTjkoVVKgos515xlgss8s1rnqZYxWE4ykTKbUzZFN-Pctms-Bud7UxU-dWVpa9cM3hAZE6YVKP4vlMaUKxbQ6z_orhm6OjxilOJUUNAiQGSE0q7xvnO5abuist3eEDAHA-bbgDkYMKOBkLkaM4Vz7pcnWkNY-wXAfn_C</recordid><startdate>20030401</startdate><enddate>20030401</enddate><creator>Motta, I.</creator><creator>Ragone, G.</creator><creator>Khouri, O.</creator><creator>Torelli, G.</creator><creator>Micheloni, R.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20030401</creationdate><title>High-voltage management in single-supply CHE NOR-type flash memories</title><author>Motta, I. ; Ragone, G. ; Khouri, O. ; Torelli, G. ; Micheloni, R.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c358t-9637fdecada4811cd5605140fa488860e744943d546fda99fc9670a41d5c3af23</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2003</creationdate><topic>Arrays</topic><topic>Channel hot electron injection</topic><topic>Channels</topic><topic>Data storage</topic><topic>Decoding</topic><topic>Electric potential</topic><topic>Flash memory</topic><topic>Flash memory (computers)</topic><topic>Hip</topic><topic>Joining processes</topic><topic>Logic programming</topic><topic>Memory devices</topic><topic>Memory management</topic><topic>Multilevel</topic><topic>Nonvolatile memory</topic><topic>Standby generators</topic><topic>Threshold voltage</topic><topic>Voltage</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Motta, I.</creatorcontrib><creatorcontrib>Ragone, G.</creatorcontrib><creatorcontrib>Khouri, O.</creatorcontrib><creatorcontrib>Torelli, G.</creatorcontrib><creatorcontrib>Micheloni, R.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>ANTE: Abstracts in New Technology &amp; Engineering</collection><collection>Engineering Research Database</collection><jtitle>Proceedings of the IEEE</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Motta, I.</au><au>Ragone, G.</au><au>Khouri, O.</au><au>Torelli, G.</au><au>Micheloni, R.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>High-voltage management in single-supply CHE NOR-type flash memories</atitle><jtitle>Proceedings of the IEEE</jtitle><stitle>JPROC</stitle><date>2003-04-01</date><risdate>2003</risdate><volume>91</volume><issue>4</issue><spage>554</spage><epage>568</epage><pages>554-568</pages><issn>0018-9219</issn><eissn>1558-2256</eissn><coden>IEEPAD</coden><abstract>In a flash memory, a number of voltage levels different from V/sub DD/ are needed to perform the required operations (read, program, and erase) on the array cells. In the case of single-supply memory devices, voltages higher than V/sub DD/ as well as negative voltages, which are referred to as high voltages (HVs), must be produced on-chip. This paper aims at giving the reader an overview of how HVs are generated and managed in single-supply NOR-type flash memories programmed by channel hot-electron injection. Both schemes used for conventional (i.e., bilevel) memory devices and schemes designed to meet multilevel memory requirements are addressed.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/JPROC.2003.811706</doi><tpages>15</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0018-9219
ispartof Proceedings of the IEEE, 2003-04, Vol.91 (4), p.554-568
issn 0018-9219
1558-2256
language eng
recordid cdi_crossref_primary_10_1109_JPROC_2003_811706
source IEEE Electronic Library (IEL)
subjects Arrays
Channel hot electron injection
Channels
Data storage
Decoding
Electric potential
Flash memory
Flash memory (computers)
Hip
Joining processes
Logic programming
Memory devices
Memory management
Multilevel
Nonvolatile memory
Standby generators
Threshold voltage
Voltage
title High-voltage management in single-supply CHE NOR-type flash memories
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-12T22%3A51%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=High-voltage%20management%20in%20single-supply%20CHE%20NOR-type%20flash%20memories&rft.jtitle=Proceedings%20of%20the%20IEEE&rft.au=Motta,%20I.&rft.date=2003-04-01&rft.volume=91&rft.issue=4&rft.spage=554&rft.epage=568&rft.pages=554-568&rft.issn=0018-9219&rft.eissn=1558-2256&rft.coden=IEEPAD&rft_id=info:doi/10.1109/JPROC.2003.811706&rft_dat=%3Cproquest_RIE%3E2429038341%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=884252095&rft_id=info:pmid/&rft_ieee_id=1199083&rfr_iscdi=true