A Complementary Resistive Switch-Based Crossbar Array Adder

Redox-based resistive switching devices (ReRAM) are an emerging class of nonvolatile storage elements suited for nanoscale memory applications. In terms of logic operations, ReRAM devices were suggested to be used as programmable interconnects, large-scale look-up tables or for sequential logic oper...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE journal on emerging and selected topics in circuits and systems 2015-03, Vol.5 (1), p.64-74
Hauptverfasser: Siemon, Anne, Menzel, Stephan, Waser, Rainer, Linn, Eike
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 74
container_issue 1
container_start_page 64
container_title IEEE journal on emerging and selected topics in circuits and systems
container_volume 5
creator Siemon, Anne
Menzel, Stephan
Waser, Rainer
Linn, Eike
description Redox-based resistive switching devices (ReRAM) are an emerging class of nonvolatile storage elements suited for nanoscale memory applications. In terms of logic operations, ReRAM devices were suggested to be used as programmable interconnects, large-scale look-up tables or for sequential logic operations. However, without additional selector devices these approaches are not suited for use in large scale nanocrossbar memory arrays, which is the preferred architecture for ReRAM devices due to the minimum area consumption. To overcome this issue for the sequential logic approach, we recently introduced a novel concept, which is suited for passive crossbar arrays using complementary resistive switches (CRSs). CRS cells offer two high resistive storage states, and thus, parasitic "sneak" currents are efficiently avoided. However, until now the CRS-based logic-in-memory approach was only shown to be able to perform basic Boolean logic operations using a single CRS cell. In this paper, we introduce two multi-bit adder schemes using the CRS-based logic-in-memory approach. We proof the concepts by means of SPICE simulations using a dynamical memristive device model of a ReRAM cell. Finally, we show the advantages of our novel adder concept in terms of step count and number of devices in comparison to a recently published adder approach, which applies the conventional ReRAM-based sequential logic concept introduced by Borghetti et al.
doi_str_mv 10.1109/JETCAS.2015.2398217
format Article
fullrecord <record><control><sourceid>crossref_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_JETCAS_2015_2398217</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>7038233</ieee_id><sourcerecordid>10_1109_JETCAS_2015_2398217</sourcerecordid><originalsourceid>FETCH-LOGICAL-c459t-51f243481c8f8007b5c987f3747e13eacad7f09998d7bb5a2cb6c8d4d752451d3</originalsourceid><addsrcrecordid>eNo9kF1LwzAUQIMoOOZ-wV7yB1rz2ST4VIufDASnzyFNbrCyupEUZf_elo7dl3tfzuVwEFpTUlJKzO3rw0dTb0tGqCwZN5pRdYEWjMqq4LySl-dbqmu0yvmbjCMrWgmxQHc1bvb9YQc9_AwuHfE75C4P3S_g7V83-K_i3mUIuEn7nFuXcJ2SO-I6BEg36Cq6XYbVaS_R5-Po8lxs3p5emnpTeCHNUEgameBCU6-jJkS10hutIldCAeXgvAsqEmOMDqptpWO-rbwOIijJhKSBLxGf__pJIkG0h9T1o6ylxE4J7JzATgnsKcFIrWeqA4AzoQjXjHP-D_iCVx0</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A Complementary Resistive Switch-Based Crossbar Array Adder</title><source>IEEE Electronic Library (IEL)</source><creator>Siemon, Anne ; Menzel, Stephan ; Waser, Rainer ; Linn, Eike</creator><creatorcontrib>Siemon, Anne ; Menzel, Stephan ; Waser, Rainer ; Linn, Eike</creatorcontrib><description>Redox-based resistive switching devices (ReRAM) are an emerging class of nonvolatile storage elements suited for nanoscale memory applications. In terms of logic operations, ReRAM devices were suggested to be used as programmable interconnects, large-scale look-up tables or for sequential logic operations. However, without additional selector devices these approaches are not suited for use in large scale nanocrossbar memory arrays, which is the preferred architecture for ReRAM devices due to the minimum area consumption. To overcome this issue for the sequential logic approach, we recently introduced a novel concept, which is suited for passive crossbar arrays using complementary resistive switches (CRSs). CRS cells offer two high resistive storage states, and thus, parasitic "sneak" currents are efficiently avoided. However, until now the CRS-based logic-in-memory approach was only shown to be able to perform basic Boolean logic operations using a single CRS cell. In this paper, we introduce two multi-bit adder schemes using the CRS-based logic-in-memory approach. We proof the concepts by means of SPICE simulations using a dynamical memristive device model of a ReRAM cell. Finally, we show the advantages of our novel adder concept in terms of step count and number of devices in comparison to a recently published adder approach, which applies the conventional ReRAM-based sequential logic concept introduced by Borghetti et al.</description><identifier>ISSN: 2156-3357</identifier><identifier>EISSN: 2156-3365</identifier><identifier>DOI: 10.1109/JETCAS.2015.2398217</identifier><identifier>CODEN: IJESLY</identifier><language>eng</language><publisher>IEEE</publisher><subject>Adders ; Arrays ; CMOS integrated circuits ; Complementary resistive switch ; Equations ; Mathematical model ; memristive device ; memristor ; redox-based resistive switching devices (ReRAM) ; resistive switching ; sequential logic ; stateful logic ; Switches</subject><ispartof>IEEE journal on emerging and selected topics in circuits and systems, 2015-03, Vol.5 (1), p.64-74</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c459t-51f243481c8f8007b5c987f3747e13eacad7f09998d7bb5a2cb6c8d4d752451d3</citedby><cites>FETCH-LOGICAL-c459t-51f243481c8f8007b5c987f3747e13eacad7f09998d7bb5a2cb6c8d4d752451d3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/7038233$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/7038233$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Siemon, Anne</creatorcontrib><creatorcontrib>Menzel, Stephan</creatorcontrib><creatorcontrib>Waser, Rainer</creatorcontrib><creatorcontrib>Linn, Eike</creatorcontrib><title>A Complementary Resistive Switch-Based Crossbar Array Adder</title><title>IEEE journal on emerging and selected topics in circuits and systems</title><addtitle>JETCAS</addtitle><description>Redox-based resistive switching devices (ReRAM) are an emerging class of nonvolatile storage elements suited for nanoscale memory applications. In terms of logic operations, ReRAM devices were suggested to be used as programmable interconnects, large-scale look-up tables or for sequential logic operations. However, without additional selector devices these approaches are not suited for use in large scale nanocrossbar memory arrays, which is the preferred architecture for ReRAM devices due to the minimum area consumption. To overcome this issue for the sequential logic approach, we recently introduced a novel concept, which is suited for passive crossbar arrays using complementary resistive switches (CRSs). CRS cells offer two high resistive storage states, and thus, parasitic "sneak" currents are efficiently avoided. However, until now the CRS-based logic-in-memory approach was only shown to be able to perform basic Boolean logic operations using a single CRS cell. In this paper, we introduce two multi-bit adder schemes using the CRS-based logic-in-memory approach. We proof the concepts by means of SPICE simulations using a dynamical memristive device model of a ReRAM cell. Finally, we show the advantages of our novel adder concept in terms of step count and number of devices in comparison to a recently published adder approach, which applies the conventional ReRAM-based sequential logic concept introduced by Borghetti et al.</description><subject>Adders</subject><subject>Arrays</subject><subject>CMOS integrated circuits</subject><subject>Complementary resistive switch</subject><subject>Equations</subject><subject>Mathematical model</subject><subject>memristive device</subject><subject>memristor</subject><subject>redox-based resistive switching devices (ReRAM)</subject><subject>resistive switching</subject><subject>sequential logic</subject><subject>stateful logic</subject><subject>Switches</subject><issn>2156-3357</issn><issn>2156-3365</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2015</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNo9kF1LwzAUQIMoOOZ-wV7yB1rz2ST4VIufDASnzyFNbrCyupEUZf_elo7dl3tfzuVwEFpTUlJKzO3rw0dTb0tGqCwZN5pRdYEWjMqq4LySl-dbqmu0yvmbjCMrWgmxQHc1bvb9YQc9_AwuHfE75C4P3S_g7V83-K_i3mUIuEn7nFuXcJ2SO-I6BEg36Cq6XYbVaS_R5-Po8lxs3p5emnpTeCHNUEgameBCU6-jJkS10hutIldCAeXgvAsqEmOMDqptpWO-rbwOIijJhKSBLxGf__pJIkG0h9T1o6ylxE4J7JzATgnsKcFIrWeqA4AzoQjXjHP-D_iCVx0</recordid><startdate>20150301</startdate><enddate>20150301</enddate><creator>Siemon, Anne</creator><creator>Menzel, Stephan</creator><creator>Waser, Rainer</creator><creator>Linn, Eike</creator><general>IEEE</general><scope>97E</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20150301</creationdate><title>A Complementary Resistive Switch-Based Crossbar Array Adder</title><author>Siemon, Anne ; Menzel, Stephan ; Waser, Rainer ; Linn, Eike</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c459t-51f243481c8f8007b5c987f3747e13eacad7f09998d7bb5a2cb6c8d4d752451d3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Adders</topic><topic>Arrays</topic><topic>CMOS integrated circuits</topic><topic>Complementary resistive switch</topic><topic>Equations</topic><topic>Mathematical model</topic><topic>memristive device</topic><topic>memristor</topic><topic>redox-based resistive switching devices (ReRAM)</topic><topic>resistive switching</topic><topic>sequential logic</topic><topic>stateful logic</topic><topic>Switches</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Siemon, Anne</creatorcontrib><creatorcontrib>Menzel, Stephan</creatorcontrib><creatorcontrib>Waser, Rainer</creatorcontrib><creatorcontrib>Linn, Eike</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><jtitle>IEEE journal on emerging and selected topics in circuits and systems</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Siemon, Anne</au><au>Menzel, Stephan</au><au>Waser, Rainer</au><au>Linn, Eike</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Complementary Resistive Switch-Based Crossbar Array Adder</atitle><jtitle>IEEE journal on emerging and selected topics in circuits and systems</jtitle><stitle>JETCAS</stitle><date>2015-03-01</date><risdate>2015</risdate><volume>5</volume><issue>1</issue><spage>64</spage><epage>74</epage><pages>64-74</pages><issn>2156-3357</issn><eissn>2156-3365</eissn><coden>IJESLY</coden><abstract>Redox-based resistive switching devices (ReRAM) are an emerging class of nonvolatile storage elements suited for nanoscale memory applications. In terms of logic operations, ReRAM devices were suggested to be used as programmable interconnects, large-scale look-up tables or for sequential logic operations. However, without additional selector devices these approaches are not suited for use in large scale nanocrossbar memory arrays, which is the preferred architecture for ReRAM devices due to the minimum area consumption. To overcome this issue for the sequential logic approach, we recently introduced a novel concept, which is suited for passive crossbar arrays using complementary resistive switches (CRSs). CRS cells offer two high resistive storage states, and thus, parasitic "sneak" currents are efficiently avoided. However, until now the CRS-based logic-in-memory approach was only shown to be able to perform basic Boolean logic operations using a single CRS cell. In this paper, we introduce two multi-bit adder schemes using the CRS-based logic-in-memory approach. We proof the concepts by means of SPICE simulations using a dynamical memristive device model of a ReRAM cell. Finally, we show the advantages of our novel adder concept in terms of step count and number of devices in comparison to a recently published adder approach, which applies the conventional ReRAM-based sequential logic concept introduced by Borghetti et al.</abstract><pub>IEEE</pub><doi>10.1109/JETCAS.2015.2398217</doi><tpages>11</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 2156-3357
ispartof IEEE journal on emerging and selected topics in circuits and systems, 2015-03, Vol.5 (1), p.64-74
issn 2156-3357
2156-3365
language eng
recordid cdi_crossref_primary_10_1109_JETCAS_2015_2398217
source IEEE Electronic Library (IEL)
subjects Adders
Arrays
CMOS integrated circuits
Complementary resistive switch
Equations
Mathematical model
memristive device
memristor
redox-based resistive switching devices (ReRAM)
resistive switching
sequential logic
stateful logic
Switches
title A Complementary Resistive Switch-Based Crossbar Array Adder
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T02%3A52%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Complementary%20Resistive%20Switch-Based%20Crossbar%20Array%20Adder&rft.jtitle=IEEE%20journal%20on%20emerging%20and%20selected%20topics%20in%20circuits%20and%20systems&rft.au=Siemon,%20Anne&rft.date=2015-03-01&rft.volume=5&rft.issue=1&rft.spage=64&rft.epage=74&rft.pages=64-74&rft.issn=2156-3357&rft.eissn=2156-3365&rft.coden=IJESLY&rft_id=info:doi/10.1109/JETCAS.2015.2398217&rft_dat=%3Ccrossref_RIE%3E10_1109_JETCAS_2015_2398217%3C/crossref_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=7038233&rfr_iscdi=true