Long-Range Pulse Interactions in Unclocked FPGAs

Evidence of long-range interactions between logic transitions in unclocked FPGA circuits is reported. The relative positions of pulses traveling in digital feedback loops are observed to dynamically interact and move to equal spacing over long timescales. We confirm the presence of this interaction...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE access 2023-01, Vol.11, p.1-1
Hauptverfasser: Cohen, Seth D., Fendley, Casey M., Beal, Aubrey N., Corron, Ned J.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 1
container_issue
container_start_page 1
container_title IEEE access
container_volume 11
creator Cohen, Seth D.
Fendley, Casey M.
Beal, Aubrey N.
Corron, Ned J.
description Evidence of long-range interactions between logic transitions in unclocked FPGA circuits is reported. The relative positions of pulses traveling in digital feedback loops are observed to dynamically interact and move to equal spacing over long timescales. We confirm the presence of this interaction over different FPGA supply voltages and hypothesize the pulse interactions are due to current draw in the power distribution network of the FPGA. This pulse interaction effect is observed for different FPGA families and manufacturers, including Altera and Xilinx, and has been tested using both look-up table (LUT) and carry chain (CC) logic to realize the feedback delays.
doi_str_mv 10.1109/ACCESS.2023.3269433
format Article
fullrecord <record><control><sourceid>proquest_cross</sourceid><recordid>TN_cdi_crossref_primary_10_1109_ACCESS_2023_3269433</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>10107386</ieee_id><doaj_id>oai_doaj_org_article_a62323736b4242dd9318512011dce0c8</doaj_id><sourcerecordid>2808836049</sourcerecordid><originalsourceid>FETCH-LOGICAL-c359t-c9a554f07412f226d4036895347b24261cd39df4dcfdb602b594f27194950a303</originalsourceid><addsrcrecordid>eNpNkEFrAjEQhUNpoWL9Be1hoee1SSbJJkcRtYJQqfUcsklW1tqNza6H_vvGrhTnMsPw3jfDQ-iR4DEhWL1MptPZZjOmmMIYqFAM4AYNKBEqBw7i9mq-R6O23eNUMq14MUB4FZpd_m6anc_Wp0Prs2XT-WhsV4emzeom2zb2EOynd9l8vZi0D-iuMkk3uvQh2s5nH9PXfPW2WE4nq9wCV11uleGcVbhghFaUCscwCKk4sKKkjApiHShXMWcrVwpMS65YRQuimOLYAIYhWvZcF8xeH2P9ZeKPDqbWf4sQd9rErrYHr42gQKEAUbKEdk4BkZxQTIizHluZWM896xjD98m3nd6HU2zS-5pKLCUIzFRSQa-yMbRt9NX_VYL1OWndJ63PSetL0sn11Ltq7_2Vg-ACpIBfnx11Yg</addsrcrecordid><sourcetype>Open Website</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2808836049</pqid></control><display><type>article</type><title>Long-Range Pulse Interactions in Unclocked FPGAs</title><source>IEEE Open Access Journals</source><source>DOAJ Directory of Open Access Journals</source><source>Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals</source><creator>Cohen, Seth D. ; Fendley, Casey M. ; Beal, Aubrey N. ; Corron, Ned J.</creator><creatorcontrib>Cohen, Seth D. ; Fendley, Casey M. ; Beal, Aubrey N. ; Corron, Ned J.</creatorcontrib><description>Evidence of long-range interactions between logic transitions in unclocked FPGA circuits is reported. The relative positions of pulses traveling in digital feedback loops are observed to dynamically interact and move to equal spacing over long timescales. We confirm the presence of this interaction over different FPGA supply voltages and hypothesize the pulse interactions are due to current draw in the power distribution network of the FPGA. This pulse interaction effect is observed for different FPGA families and manufacturers, including Altera and Xilinx, and has been tested using both look-up table (LUT) and carry chain (CC) logic to realize the feedback delays.</description><identifier>ISSN: 2169-3536</identifier><identifier>EISSN: 2169-3536</identifier><identifier>DOI: 10.1109/ACCESS.2023.3269433</identifier><identifier>CODEN: IAECCG</identifier><language>eng</language><publisher>Piscataway: IEEE</publisher><subject>Asynchronous circuits ; Couplings ; Delays ; feedback circuits ; Feedback loop ; Feedback loops ; Field programmable gate arrays ; Lookup tables ; network dynamics ; non-blocking delay lines ; oscillators ; pulse circuits ; pulse interactions ; Steady-state ; Table lookup ; Transient analysis</subject><ispartof>IEEE access, 2023-01, Vol.11, p.1-1</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2023</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c359t-c9a554f07412f226d4036895347b24261cd39df4dcfdb602b594f27194950a303</cites><orcidid>0000-0001-8313-4941 ; 0000-0001-9782-3799</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/10107386$$EHTML$$P50$$Gieee$$Hfree_for_read</linktohtml><link.rule.ids>314,780,784,864,2101,27632,27923,27924,54932</link.rule.ids></links><search><creatorcontrib>Cohen, Seth D.</creatorcontrib><creatorcontrib>Fendley, Casey M.</creatorcontrib><creatorcontrib>Beal, Aubrey N.</creatorcontrib><creatorcontrib>Corron, Ned J.</creatorcontrib><title>Long-Range Pulse Interactions in Unclocked FPGAs</title><title>IEEE access</title><addtitle>Access</addtitle><description>Evidence of long-range interactions between logic transitions in unclocked FPGA circuits is reported. The relative positions of pulses traveling in digital feedback loops are observed to dynamically interact and move to equal spacing over long timescales. We confirm the presence of this interaction over different FPGA supply voltages and hypothesize the pulse interactions are due to current draw in the power distribution network of the FPGA. This pulse interaction effect is observed for different FPGA families and manufacturers, including Altera and Xilinx, and has been tested using both look-up table (LUT) and carry chain (CC) logic to realize the feedback delays.</description><subject>Asynchronous circuits</subject><subject>Couplings</subject><subject>Delays</subject><subject>feedback circuits</subject><subject>Feedback loop</subject><subject>Feedback loops</subject><subject>Field programmable gate arrays</subject><subject>Lookup tables</subject><subject>network dynamics</subject><subject>non-blocking delay lines</subject><subject>oscillators</subject><subject>pulse circuits</subject><subject>pulse interactions</subject><subject>Steady-state</subject><subject>Table lookup</subject><subject>Transient analysis</subject><issn>2169-3536</issn><issn>2169-3536</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2023</creationdate><recordtype>article</recordtype><sourceid>ESBDL</sourceid><sourceid>RIE</sourceid><sourceid>DOA</sourceid><recordid>eNpNkEFrAjEQhUNpoWL9Be1hoee1SSbJJkcRtYJQqfUcsklW1tqNza6H_vvGrhTnMsPw3jfDQ-iR4DEhWL1MptPZZjOmmMIYqFAM4AYNKBEqBw7i9mq-R6O23eNUMq14MUB4FZpd_m6anc_Wp0Prs2XT-WhsV4emzeom2zb2EOynd9l8vZi0D-iuMkk3uvQh2s5nH9PXfPW2WE4nq9wCV11uleGcVbhghFaUCscwCKk4sKKkjApiHShXMWcrVwpMS65YRQuimOLYAIYhWvZcF8xeH2P9ZeKPDqbWf4sQd9rErrYHr42gQKEAUbKEdk4BkZxQTIizHluZWM896xjD98m3nd6HU2zS-5pKLCUIzFRSQa-yMbRt9NX_VYL1OWndJ63PSetL0sn11Ltq7_2Vg-ACpIBfnx11Yg</recordid><startdate>20230101</startdate><enddate>20230101</enddate><creator>Cohen, Seth D.</creator><creator>Fendley, Casey M.</creator><creator>Beal, Aubrey N.</creator><creator>Corron, Ned J.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>97E</scope><scope>ESBDL</scope><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7SR</scope><scope>8BQ</scope><scope>8FD</scope><scope>JG9</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>DOA</scope><orcidid>https://orcid.org/0000-0001-8313-4941</orcidid><orcidid>https://orcid.org/0000-0001-9782-3799</orcidid></search><sort><creationdate>20230101</creationdate><title>Long-Range Pulse Interactions in Unclocked FPGAs</title><author>Cohen, Seth D. ; Fendley, Casey M. ; Beal, Aubrey N. ; Corron, Ned J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c359t-c9a554f07412f226d4036895347b24261cd39df4dcfdb602b594f27194950a303</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2023</creationdate><topic>Asynchronous circuits</topic><topic>Couplings</topic><topic>Delays</topic><topic>feedback circuits</topic><topic>Feedback loop</topic><topic>Feedback loops</topic><topic>Field programmable gate arrays</topic><topic>Lookup tables</topic><topic>network dynamics</topic><topic>non-blocking delay lines</topic><topic>oscillators</topic><topic>pulse circuits</topic><topic>pulse interactions</topic><topic>Steady-state</topic><topic>Table lookup</topic><topic>Transient analysis</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Cohen, Seth D.</creatorcontrib><creatorcontrib>Fendley, Casey M.</creatorcontrib><creatorcontrib>Beal, Aubrey N.</creatorcontrib><creatorcontrib>Corron, Ned J.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 2005-present</collection><collection>IEEE Open Access Journals</collection><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Engineered Materials Abstracts</collection><collection>METADEX</collection><collection>Technology Research Database</collection><collection>Materials Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>DOAJ Directory of Open Access Journals</collection><jtitle>IEEE access</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Cohen, Seth D.</au><au>Fendley, Casey M.</au><au>Beal, Aubrey N.</au><au>Corron, Ned J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Long-Range Pulse Interactions in Unclocked FPGAs</atitle><jtitle>IEEE access</jtitle><stitle>Access</stitle><date>2023-01-01</date><risdate>2023</risdate><volume>11</volume><spage>1</spage><epage>1</epage><pages>1-1</pages><issn>2169-3536</issn><eissn>2169-3536</eissn><coden>IAECCG</coden><abstract>Evidence of long-range interactions between logic transitions in unclocked FPGA circuits is reported. The relative positions of pulses traveling in digital feedback loops are observed to dynamically interact and move to equal spacing over long timescales. We confirm the presence of this interaction over different FPGA supply voltages and hypothesize the pulse interactions are due to current draw in the power distribution network of the FPGA. This pulse interaction effect is observed for different FPGA families and manufacturers, including Altera and Xilinx, and has been tested using both look-up table (LUT) and carry chain (CC) logic to realize the feedback delays.</abstract><cop>Piscataway</cop><pub>IEEE</pub><doi>10.1109/ACCESS.2023.3269433</doi><tpages>1</tpages><orcidid>https://orcid.org/0000-0001-8313-4941</orcidid><orcidid>https://orcid.org/0000-0001-9782-3799</orcidid><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier ISSN: 2169-3536
ispartof IEEE access, 2023-01, Vol.11, p.1-1
issn 2169-3536
2169-3536
language eng
recordid cdi_crossref_primary_10_1109_ACCESS_2023_3269433
source IEEE Open Access Journals; DOAJ Directory of Open Access Journals; Elektronische Zeitschriftenbibliothek - Frei zugängliche E-Journals
subjects Asynchronous circuits
Couplings
Delays
feedback circuits
Feedback loop
Feedback loops
Field programmable gate arrays
Lookup tables
network dynamics
non-blocking delay lines
oscillators
pulse circuits
pulse interactions
Steady-state
Table lookup
Transient analysis
title Long-Range Pulse Interactions in Unclocked FPGAs
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T21%3A14%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_cross&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Long-Range%20Pulse%20Interactions%20in%20Unclocked%20FPGAs&rft.jtitle=IEEE%20access&rft.au=Cohen,%20Seth%20D.&rft.date=2023-01-01&rft.volume=11&rft.spage=1&rft.epage=1&rft.pages=1-1&rft.issn=2169-3536&rft.eissn=2169-3536&rft.coden=IAECCG&rft_id=info:doi/10.1109/ACCESS.2023.3269433&rft_dat=%3Cproquest_cross%3E2808836049%3C/proquest_cross%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2808836049&rft_id=info:pmid/&rft_ieee_id=10107386&rft_doaj_id=oai_doaj_org_article_a62323736b4242dd9318512011dce0c8&rfr_iscdi=true