A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications
A new architecture for phase-locked loop frequency synthesizers which employs a switchable-capacitor array to tune the output frequency and a dual-path loop filter operating in the capacitance domain is proposed. It provides many advantages, including simplified analog circuitry, low supply voltage,...
Gespeichert in:
| Veröffentlicht in: | IEEE journal of solid-state circuits 2002-04, Vol.37 (4), p.459-470 |
|---|---|
| Hauptverfasser: | , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 470 |
|---|---|
| container_issue | 4 |
| container_start_page | 459 |
| container_title | IEEE journal of solid-state circuits |
| container_volume | 37 |
| creator | Chi-Wa Lo Luong, H.C. |
| description | A new architecture for phase-locked loop frequency synthesizers which employs a switchable-capacitor array to tune the output frequency and a dual-path loop filter operating in the capacitance domain is proposed. It provides many advantages, including simplified analog circuitry, low supply voltage, low power consumption, small chip area, fast frequency switching, and high immunity of substrate noise. Implemented in a standard 0.5-/spl mu/m CMOS process, a fully integrated fractional-N synthesizer prototype with a third-order sigma-delta modulator is designed for 1.5 V and consumes 30 mW. The total chip area is, 0.9 /spl times/ 1.1 mm/sup 2/. The settling time is less than 100 /spl mu/s and the phase noise is -118 dBc/Hz at 600-kHz offset. |
| doi_str_mv | 10.1109/4.991384 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_4_991384</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>991384</ieee_id><sourcerecordid>27043806</sourcerecordid><originalsourceid>FETCH-LOGICAL-c365t-1c880c070ad9b7e7bcb18d15dc4371b2543a56a7f0232c9a7cf9b6e203bd03983</originalsourceid><addsrcrecordid>eNqF0U1LAzEQBuAgCtYP8OwpeFAvW2c2ySY5lqJWUDz4gSeXbJq1Kdvdmmwp7a93pcWDBz0NwzwMM7yEnCD0EUFf8b7WyBTfIT0UQiUo2dsu6QGgSnQKsE8OYpx2LecKe-R9QLEvkleqAZKH0ZrOmrqpfDvxlg4fHp9oaWKbxKVv7cTXH7QM7nPharuicVW3Exf92gVaNoEufXCVi5Ga-bzy1rS-qeMR2StNFd3xth6Sl5vr5-EouX-8vRsO7hPLMtEmaJUCCxLMWBfSycIWqMYoxpYziUUqODMiM7KElKVWG2lLXWQuBVaMgWnFDsnFZu88NN19sc1nPlpXVaZ2zSLmGqTmqLNvef6nTBVmKFH8DyVwpiDr4NkvOG0Woe7ezbVOleRa6A5dbpANTYzBlfk8-JkJqxwh_w4u5_kmuI6ebqh3zv2w7fALgSCQ4w</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>992874959</pqid></control><display><type>article</type><title>A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications</title><source>IEEE Electronic Library (IEL)</source><creator>Chi-Wa Lo ; Luong, H.C.</creator><creatorcontrib>Chi-Wa Lo ; Luong, H.C.</creatorcontrib><description>A new architecture for phase-locked loop frequency synthesizers which employs a switchable-capacitor array to tune the output frequency and a dual-path loop filter operating in the capacitance domain is proposed. It provides many advantages, including simplified analog circuitry, low supply voltage, low power consumption, small chip area, fast frequency switching, and high immunity of substrate noise. Implemented in a standard 0.5-/spl mu/m CMOS process, a fully integrated fractional-N synthesizer prototype with a third-order sigma-delta modulator is designed for 1.5 V and consumes 30 mW. The total chip area is, 0.9 /spl times/ 1.1 mm/sup 2/. The settling time is less than 100 /spl mu/s and the phase noise is -118 dBc/Hz at 600-kHz offset.</description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/4.991384</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>New York: IEEE</publisher><subject>Arrays ; Capacitance ; Chips ; CMOS ; CMOS process ; Electric potential ; Energy consumption ; Filters ; Frequency synthesizers ; Low voltage ; Noise ; Phase locked loops ; Phased arrays ; Power supplies ; Switching circuits ; Synthesizers</subject><ispartof>IEEE journal of solid-state circuits, 2002-04, Vol.37 (4), p.459-470</ispartof><rights>Copyright The Institute of Electrical and Electronics Engineers, Inc. (IEEE) 2002</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c365t-1c880c070ad9b7e7bcb18d15dc4371b2543a56a7f0232c9a7cf9b6e203bd03983</citedby><cites>FETCH-LOGICAL-c365t-1c880c070ad9b7e7bcb18d15dc4371b2543a56a7f0232c9a7cf9b6e203bd03983</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/991384$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/991384$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Chi-Wa Lo</creatorcontrib><creatorcontrib>Luong, H.C.</creatorcontrib><title>A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>A new architecture for phase-locked loop frequency synthesizers which employs a switchable-capacitor array to tune the output frequency and a dual-path loop filter operating in the capacitance domain is proposed. It provides many advantages, including simplified analog circuitry, low supply voltage, low power consumption, small chip area, fast frequency switching, and high immunity of substrate noise. Implemented in a standard 0.5-/spl mu/m CMOS process, a fully integrated fractional-N synthesizer prototype with a third-order sigma-delta modulator is designed for 1.5 V and consumes 30 mW. The total chip area is, 0.9 /spl times/ 1.1 mm/sup 2/. The settling time is less than 100 /spl mu/s and the phase noise is -118 dBc/Hz at 600-kHz offset.</description><subject>Arrays</subject><subject>Capacitance</subject><subject>Chips</subject><subject>CMOS</subject><subject>CMOS process</subject><subject>Electric potential</subject><subject>Energy consumption</subject><subject>Filters</subject><subject>Frequency synthesizers</subject><subject>Low voltage</subject><subject>Noise</subject><subject>Phase locked loops</subject><subject>Phased arrays</subject><subject>Power supplies</subject><subject>Switching circuits</subject><subject>Synthesizers</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2002</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0U1LAzEQBuAgCtYP8OwpeFAvW2c2ySY5lqJWUDz4gSeXbJq1Kdvdmmwp7a93pcWDBz0NwzwMM7yEnCD0EUFf8b7WyBTfIT0UQiUo2dsu6QGgSnQKsE8OYpx2LecKe-R9QLEvkleqAZKH0ZrOmrqpfDvxlg4fHp9oaWKbxKVv7cTXH7QM7nPharuicVW3Exf92gVaNoEufXCVi5Ga-bzy1rS-qeMR2StNFd3xth6Sl5vr5-EouX-8vRsO7hPLMtEmaJUCCxLMWBfSycIWqMYoxpYziUUqODMiM7KElKVWG2lLXWQuBVaMgWnFDsnFZu88NN19sc1nPlpXVaZ2zSLmGqTmqLNvef6nTBVmKFH8DyVwpiDr4NkvOG0Woe7ezbVOleRa6A5dbpANTYzBlfk8-JkJqxwh_w4u5_kmuI6ebqh3zv2w7fALgSCQ4w</recordid><startdate>20020401</startdate><enddate>20020401</enddate><creator>Chi-Wa Lo</creator><creator>Luong, H.C.</creator><general>IEEE</general><general>The Institute of Electrical and Electronics Engineers, Inc. (IEEE)</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope><scope>7U5</scope><scope>F28</scope><scope>FR3</scope></search><sort><creationdate>20020401</creationdate><title>A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications</title><author>Chi-Wa Lo ; Luong, H.C.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c365t-1c880c070ad9b7e7bcb18d15dc4371b2543a56a7f0232c9a7cf9b6e203bd03983</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Arrays</topic><topic>Capacitance</topic><topic>Chips</topic><topic>CMOS</topic><topic>CMOS process</topic><topic>Electric potential</topic><topic>Energy consumption</topic><topic>Filters</topic><topic>Frequency synthesizers</topic><topic>Low voltage</topic><topic>Noise</topic><topic>Phase locked loops</topic><topic>Phased arrays</topic><topic>Power supplies</topic><topic>Switching circuits</topic><topic>Synthesizers</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Chi-Wa Lo</creatorcontrib><creatorcontrib>Luong, H.C.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>ANTE: Abstracts in New Technology & Engineering</collection><collection>Engineering Research Database</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chi-Wa Lo</au><au>Luong, H.C.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>2002-04-01</date><risdate>2002</risdate><volume>37</volume><issue>4</issue><spage>459</spage><epage>470</epage><pages>459-470</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>A new architecture for phase-locked loop frequency synthesizers which employs a switchable-capacitor array to tune the output frequency and a dual-path loop filter operating in the capacitance domain is proposed. It provides many advantages, including simplified analog circuitry, low supply voltage, low power consumption, small chip area, fast frequency switching, and high immunity of substrate noise. Implemented in a standard 0.5-/spl mu/m CMOS process, a fully integrated fractional-N synthesizer prototype with a third-order sigma-delta modulator is designed for 1.5 V and consumes 30 mW. The total chip area is, 0.9 /spl times/ 1.1 mm/sup 2/. The settling time is less than 100 /spl mu/s and the phase noise is -118 dBc/Hz at 600-kHz offset.</abstract><cop>New York</cop><pub>IEEE</pub><doi>10.1109/4.991384</doi><tpages>12</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9200 |
| ispartof | IEEE journal of solid-state circuits, 2002-04, Vol.37 (4), p.459-470 |
| issn | 0018-9200 1558-173X |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_4_991384 |
| source | IEEE Electronic Library (IEL) |
| subjects | Arrays Capacitance Chips CMOS CMOS process Electric potential Energy consumption Filters Frequency synthesizers Low voltage Noise Phase locked loops Phased arrays Power supplies Switching circuits Synthesizers |
| title | A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T21%3A18%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%201.5-V%20900-MHz%20monolithic%20CMOS%20fast-switching%20frequency%20synthesizer%20for%20wireless%20applications&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Chi-Wa%20Lo&rft.date=2002-04-01&rft.volume=37&rft.issue=4&rft.spage=459&rft.epage=470&rft.pages=459-470&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/4.991384&rft_dat=%3Cproquest_RIE%3E27043806%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=992874959&rft_id=info:pmid/&rft_ieee_id=991384&rfr_iscdi=true |