10 Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer
High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to...
Gespeichert in:
| Veröffentlicht in: | IEEE journal of solid-state circuits 1993-03, Vol.28 (3), p.339-343 |
|---|---|
| Hauptverfasser: | , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 343 |
|---|---|
| container_issue | 3 |
| container_start_page | 339 |
| container_title | IEEE journal of solid-state circuits |
| container_volume | 28 |
| creator | Stout, C.L. Doernberg, J. |
| description | High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to operate on parallel data at a lower speed, reducing the speed requirements of much of the system. A retimed 8:1 multiplexer and a 1:8 demultiplexer which operate at 10 Gb/s are described. These circuits were fabricated in high-speed silicon bipolar process. Design optimization techniques were used to achieve maximum performance. The retimed multiplexer and the demultiplexer dissipate 3.8 and 4.3 W, respectively.< > |
| doi_str_mv | 10.1109/4.210001 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_4_210001</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>210001</ieee_id><sourcerecordid>28154116</sourcerecordid><originalsourceid>FETCH-LOGICAL-c304t-d294c74dc7281f49f9598b0001273d8ddaa73cf5fab98aadc0ec322120fc6ded3</originalsourceid><addsrcrecordid>eNpNkE1LAzEQhoMoWKvg2VMOIl62zWSzTVLwIEWrUPCi4C1k8wGRdHdNtqD_3i1biqdh3nl4GF6EroHMAIicsxkFQgicoAlUlSiAl5-naDIkopCUkHN0kfPXsDImYIIegOB1Pc84hxhM2-A6dG3UCYsl4O0u9qGL7sclrBuLYSmwdf_SS3Tmdczu6jCn6OP56X31Umze1q-rx01hSsL6wlLJDGfWcCrAM-llJUW9_5Ly0gprteal8ZXXtRRaW0OcKSkFSrxZWGfLKbobvV1qv3cu92obsnEx6sa1u6wGbcUAFgN4P4ImtTkn51WXwlanXwVE7ftRTI39DOjtwamz0dEn3ZiQjzxbSF4RPmA3Ixacc8frwfEH0vlqpQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>28154116</pqid></control><display><type>article</type><title>10 Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer</title><source>IEEE Electronic Library (IEL)</source><creator>Stout, C.L. ; Doernberg, J.</creator><creatorcontrib>Stout, C.L. ; Doernberg, J.</creatorcontrib><description>High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to operate on parallel data at a lower speed, reducing the speed requirements of much of the system. A retimed 8:1 multiplexer and a 1:8 demultiplexer which operate at 10 Gb/s are described. These circuits were fabricated in high-speed silicon bipolar process. Design optimization techniques were used to achieve maximum performance. The retimed multiplexer and the demultiplexer dissipate 3.8 and 4.3 W, respectively.< ></description><identifier>ISSN: 0018-9200</identifier><identifier>EISSN: 1558-173X</identifier><identifier>DOI: 10.1109/4.210001</identifier><identifier>CODEN: IJSCBC</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Bit rate ; Circuit properties ; Circuits ; Clocks ; Design optimization ; Electric, optical and optoelectronic circuits ; Electronic circuits ; Electronics ; Exact sciences and technology ; Flip-flops ; Jitter ; Multiplexing ; Optical fiber communication ; Silicon ; SONET ; Switching, multiplexing, switched capacity circuits</subject><ispartof>IEEE journal of solid-state circuits, 1993-03, Vol.28 (3), p.339-343</ispartof><rights>1993 INIST-CNRS</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c304t-d294c74dc7281f49f9598b0001273d8ddaa73cf5fab98aadc0ec322120fc6ded3</citedby><cites>FETCH-LOGICAL-c304t-d294c74dc7281f49f9598b0001273d8ddaa73cf5fab98aadc0ec322120fc6ded3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/210001$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,776,780,785,786,792,23909,23910,25118,27901,27902,54733</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/210001$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=4697507$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Stout, C.L.</creatorcontrib><creatorcontrib>Doernberg, J.</creatorcontrib><title>10 Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer</title><title>IEEE journal of solid-state circuits</title><addtitle>JSSC</addtitle><description>High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to operate on parallel data at a lower speed, reducing the speed requirements of much of the system. A retimed 8:1 multiplexer and a 1:8 demultiplexer which operate at 10 Gb/s are described. These circuits were fabricated in high-speed silicon bipolar process. Design optimization techniques were used to achieve maximum performance. The retimed multiplexer and the demultiplexer dissipate 3.8 and 4.3 W, respectively.< ></description><subject>Applied sciences</subject><subject>Bit rate</subject><subject>Circuit properties</subject><subject>Circuits</subject><subject>Clocks</subject><subject>Design optimization</subject><subject>Electric, optical and optoelectronic circuits</subject><subject>Electronic circuits</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Flip-flops</subject><subject>Jitter</subject><subject>Multiplexing</subject><subject>Optical fiber communication</subject><subject>Silicon</subject><subject>SONET</subject><subject>Switching, multiplexing, switched capacity circuits</subject><issn>0018-9200</issn><issn>1558-173X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1993</creationdate><recordtype>article</recordtype><recordid>eNpNkE1LAzEQhoMoWKvg2VMOIl62zWSzTVLwIEWrUPCi4C1k8wGRdHdNtqD_3i1biqdh3nl4GF6EroHMAIicsxkFQgicoAlUlSiAl5-naDIkopCUkHN0kfPXsDImYIIegOB1Pc84hxhM2-A6dG3UCYsl4O0u9qGL7sclrBuLYSmwdf_SS3Tmdczu6jCn6OP56X31Umze1q-rx01hSsL6wlLJDGfWcCrAM-llJUW9_5Ly0gprteal8ZXXtRRaW0OcKSkFSrxZWGfLKbobvV1qv3cu92obsnEx6sa1u6wGbcUAFgN4P4ImtTkn51WXwlanXwVE7ftRTI39DOjtwamz0dEn3ZiQjzxbSF4RPmA3Ixacc8frwfEH0vlqpQ</recordid><startdate>19930301</startdate><enddate>19930301</enddate><creator>Stout, C.L.</creator><creator>Doernberg, J.</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SP</scope><scope>8FD</scope><scope>L7M</scope></search><sort><creationdate>19930301</creationdate><title>10 Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer</title><author>Stout, C.L. ; Doernberg, J.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c304t-d294c74dc7281f49f9598b0001273d8ddaa73cf5fab98aadc0ec322120fc6ded3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1993</creationdate><topic>Applied sciences</topic><topic>Bit rate</topic><topic>Circuit properties</topic><topic>Circuits</topic><topic>Clocks</topic><topic>Design optimization</topic><topic>Electric, optical and optoelectronic circuits</topic><topic>Electronic circuits</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Flip-flops</topic><topic>Jitter</topic><topic>Multiplexing</topic><topic>Optical fiber communication</topic><topic>Silicon</topic><topic>SONET</topic><topic>Switching, multiplexing, switched capacity circuits</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Stout, C.L.</creatorcontrib><creatorcontrib>Doernberg, J.</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Electronics & Communications Abstracts</collection><collection>Technology Research Database</collection><collection>Advanced Technologies Database with Aerospace</collection><jtitle>IEEE journal of solid-state circuits</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Stout, C.L.</au><au>Doernberg, J.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>10 Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer</atitle><jtitle>IEEE journal of solid-state circuits</jtitle><stitle>JSSC</stitle><date>1993-03-01</date><risdate>1993</risdate><volume>28</volume><issue>3</issue><spage>339</spage><epage>343</epage><pages>339-343</pages><issn>0018-9200</issn><eissn>1558-173X</eissn><coden>IJSCBC</coden><abstract>High-speed multiplexer and demultiplexer circuits are key components in high-speed optical communication systems such as SONET. As optical communication link speeds increase, faster electronic interface circuitry is required. The use of multiplexer circuits allows most of the electronic circuitry to operate on parallel data at a lower speed, reducing the speed requirements of much of the system. A retimed 8:1 multiplexer and a 1:8 demultiplexer which operate at 10 Gb/s are described. These circuits were fabricated in high-speed silicon bipolar process. Design optimization techniques were used to achieve maximum performance. The retimed multiplexer and the demultiplexer dissipate 3.8 and 4.3 W, respectively.< ></abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/4.210001</doi><tpages>5</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9200 |
| ispartof | IEEE journal of solid-state circuits, 1993-03, Vol.28 (3), p.339-343 |
| issn | 0018-9200 1558-173X |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_4_210001 |
| source | IEEE Electronic Library (IEL) |
| subjects | Applied sciences Bit rate Circuit properties Circuits Clocks Design optimization Electric, optical and optoelectronic circuits Electronic circuits Electronics Exact sciences and technology Flip-flops Jitter Multiplexing Optical fiber communication Silicon SONET Switching, multiplexing, switched capacity circuits |
| title | 10 Gb/s silicon bipolar 8:1 multiplexer and 1:8 demultiplexer |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-15T11%3A27%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=10%20Gb/s%20silicon%20bipolar%208:1%20multiplexer%20and%201:8%20demultiplexer&rft.jtitle=IEEE%20journal%20of%20solid-state%20circuits&rft.au=Stout,%20C.L.&rft.date=1993-03-01&rft.volume=28&rft.issue=3&rft.spage=339&rft.epage=343&rft.pages=339-343&rft.issn=0018-9200&rft.eissn=1558-173X&rft.coden=IJSCBC&rft_id=info:doi/10.1109/4.210001&rft_dat=%3Cproquest_RIE%3E28154116%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=28154116&rft_id=info:pmid/&rft_ieee_id=210001&rfr_iscdi=true |