A universal nonlinear component and its application to WSI

Presents a high-speed multifunction chip for performing one of four nonlinear operations: 1) square root, 2) reciprocal, 3) sine/cosine, and 4) arctangent. Each of these functions is evaluated with one ROM access, two additions, and one major and one minor multiplication, yielding a new result every...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:IEEE transactions on components, hybrids, and manufacturing technology hybrids, and manufacturing technology, 1993-11, Vol.16 (7), p.656-664
Hauptverfasser: Jain, V.K., Wadekar, S.A., Lei Lin
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 664
container_issue 7
container_start_page 656
container_title IEEE transactions on components, hybrids, and manufacturing technology
container_volume 16
creator Jain, V.K.
Wadekar, S.A.
Lei Lin
description Presents a high-speed multifunction chip for performing one of four nonlinear operations: 1) square root, 2) reciprocal, 3) sine/cosine, and 4) arctangent. Each of these functions is evaluated with one ROM access, two additions, and one major and one minor multiplication, yielding a new result every two clock cycles. Its performance signifies an estimated three-to-four-fold increase in speed (for comparable technologies and minimum feature size) over existing approaches. Furthermore, since all four functions are performed on the same cell, a silicon-area advantage of approximately three is realized when the application demands multiple functions. In wafer scale integration (WSI) of signal and image processing algorithms, several such functions are usually needed, while defect tolerance dictates the use of just one or two types of cells. Thus the new component is ideally suited for monolithic WSI. However, it can also be used as a co-processor/accelerator for commercial DSP chips in hybrid WSI implementation of signal processing algorithms. The underlying principle, which has made the combined goals of high-speed and multifunctionality possible, is second-order interpolation of very small ROM tables. Two versions are presented: a 24-b chip, and a 16-b chip, both fabricated in 2.0- mu m CMOS technology.< >
doi_str_mv 10.1109/33.257869
format Article
fullrecord <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_33_257869</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>257869</ieee_id><sourcerecordid>26149754</sourcerecordid><originalsourceid>FETCH-LOGICAL-c372t-1be06619cd1b815d708b32025caf072a4310b972a47048f7653326c498fc42203</originalsourceid><addsrcrecordid>eNo9kEtLAzEUhYMoWKsLt66yEMHF1Jt34q4UH4WCCxWXQybNQGSajMlU8N_bMqWrc-F891schK4JzAgB88DYjAqlpTlBEyKErhhoeoomQLiuJCfkHF2U8g1AqZEwQY9zvI3h1-diOxxT7EL0NmOXNn2KPg7YxjUOQ8G277vg7BBSxEPCX-_LS3TW2q74q0NO0efz08fitVq9vSwX81XlmKJDRRoPUhLj1qTRRKwV6IZRoMLZFhS1nBFozP5QwHWrpGCMSseNbh2nFNgU3Y3ePqefrS9DvQnF-a6z0adtqakk3CjBd-D9CLqcSsm-rfscNjb_1QTq_To1Y_W4zo69PUhtcbZrs40ulOMDBwGKyx12M2LBe39sD45_e99pjg</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>26149754</pqid></control><display><type>article</type><title>A universal nonlinear component and its application to WSI</title><source>IEEE Electronic Library (IEL)</source><creator>Jain, V.K. ; Wadekar, S.A. ; Lei Lin</creator><creatorcontrib>Jain, V.K. ; Wadekar, S.A. ; Lei Lin</creatorcontrib><description>Presents a high-speed multifunction chip for performing one of four nonlinear operations: 1) square root, 2) reciprocal, 3) sine/cosine, and 4) arctangent. Each of these functions is evaluated with one ROM access, two additions, and one major and one minor multiplication, yielding a new result every two clock cycles. Its performance signifies an estimated three-to-four-fold increase in speed (for comparable technologies and minimum feature size) over existing approaches. Furthermore, since all four functions are performed on the same cell, a silicon-area advantage of approximately three is realized when the application demands multiple functions. In wafer scale integration (WSI) of signal and image processing algorithms, several such functions are usually needed, while defect tolerance dictates the use of just one or two types of cells. Thus the new component is ideally suited for monolithic WSI. However, it can also be used as a co-processor/accelerator for commercial DSP chips in hybrid WSI implementation of signal processing algorithms. The underlying principle, which has made the combined goals of high-speed and multifunctionality possible, is second-order interpolation of very small ROM tables. Two versions are presented: a 24-b chip, and a 16-b chip, both fabricated in 2.0- mu m CMOS technology.&lt; &gt;</description><identifier>ISSN: 0148-6411</identifier><identifier>EISSN: 1558-3082</identifier><identifier>DOI: 10.1109/33.257869</identifier><identifier>CODEN: ITTEDR</identifier><language>eng</language><publisher>New York, NY: IEEE</publisher><subject>Applied sciences ; Clocks ; CMOS technology ; Coprocessors ; Design. Technologies. Operation analysis. Testing ; Digital signal processing chips ; Electronics ; Exact sciences and technology ; Image processing ; Integrated circuits ; Interpolation ; Read only memory ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; Signal processing ; Signal processing algorithms ; Wafer scale integration</subject><ispartof>IEEE transactions on components, hybrids, and manufacturing technology, 1993-11, Vol.16 (7), p.656-664</ispartof><rights>1994 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c372t-1be06619cd1b815d708b32025caf072a4310b972a47048f7653326c498fc42203</citedby><cites>FETCH-LOGICAL-c372t-1be06619cd1b815d708b32025caf072a4310b972a47048f7653326c498fc42203</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/257869$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,314,780,784,789,790,796,23930,23931,25140,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/257869$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=4050746$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Jain, V.K.</creatorcontrib><creatorcontrib>Wadekar, S.A.</creatorcontrib><creatorcontrib>Lei Lin</creatorcontrib><title>A universal nonlinear component and its application to WSI</title><title>IEEE transactions on components, hybrids, and manufacturing technology</title><addtitle>T-CHMT</addtitle><description>Presents a high-speed multifunction chip for performing one of four nonlinear operations: 1) square root, 2) reciprocal, 3) sine/cosine, and 4) arctangent. Each of these functions is evaluated with one ROM access, two additions, and one major and one minor multiplication, yielding a new result every two clock cycles. Its performance signifies an estimated three-to-four-fold increase in speed (for comparable technologies and minimum feature size) over existing approaches. Furthermore, since all four functions are performed on the same cell, a silicon-area advantage of approximately three is realized when the application demands multiple functions. In wafer scale integration (WSI) of signal and image processing algorithms, several such functions are usually needed, while defect tolerance dictates the use of just one or two types of cells. Thus the new component is ideally suited for monolithic WSI. However, it can also be used as a co-processor/accelerator for commercial DSP chips in hybrid WSI implementation of signal processing algorithms. The underlying principle, which has made the combined goals of high-speed and multifunctionality possible, is second-order interpolation of very small ROM tables. Two versions are presented: a 24-b chip, and a 16-b chip, both fabricated in 2.0- mu m CMOS technology.&lt; &gt;</description><subject>Applied sciences</subject><subject>Clocks</subject><subject>CMOS technology</subject><subject>Coprocessors</subject><subject>Design. Technologies. Operation analysis. Testing</subject><subject>Digital signal processing chips</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Image processing</subject><subject>Integrated circuits</subject><subject>Interpolation</subject><subject>Read only memory</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>Signal processing</subject><subject>Signal processing algorithms</subject><subject>Wafer scale integration</subject><issn>0148-6411</issn><issn>1558-3082</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1993</creationdate><recordtype>article</recordtype><recordid>eNo9kEtLAzEUhYMoWKsLt66yEMHF1Jt34q4UH4WCCxWXQybNQGSajMlU8N_bMqWrc-F891schK4JzAgB88DYjAqlpTlBEyKErhhoeoomQLiuJCfkHF2U8g1AqZEwQY9zvI3h1-diOxxT7EL0NmOXNn2KPg7YxjUOQ8G277vg7BBSxEPCX-_LS3TW2q74q0NO0efz08fitVq9vSwX81XlmKJDRRoPUhLj1qTRRKwV6IZRoMLZFhS1nBFozP5QwHWrpGCMSseNbh2nFNgU3Y3ePqefrS9DvQnF-a6z0adtqakk3CjBd-D9CLqcSsm-rfscNjb_1QTq_To1Y_W4zo69PUhtcbZrs40ulOMDBwGKyx12M2LBe39sD45_e99pjg</recordid><startdate>19931101</startdate><enddate>19931101</enddate><creator>Jain, V.K.</creator><creator>Wadekar, S.A.</creator><creator>Lei Lin</creator><general>IEEE</general><general>Institute of Electrical and Electronics Engineers</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>7SP</scope><scope>7U5</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19931101</creationdate><title>A universal nonlinear component and its application to WSI</title><author>Jain, V.K. ; Wadekar, S.A. ; Lei Lin</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c372t-1be06619cd1b815d708b32025caf072a4310b972a47048f7653326c498fc42203</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1993</creationdate><topic>Applied sciences</topic><topic>Clocks</topic><topic>CMOS technology</topic><topic>Coprocessors</topic><topic>Design. Technologies. Operation analysis. Testing</topic><topic>Digital signal processing chips</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Image processing</topic><topic>Integrated circuits</topic><topic>Interpolation</topic><topic>Read only memory</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>Signal processing</topic><topic>Signal processing algorithms</topic><topic>Wafer scale integration</topic><toplevel>online_resources</toplevel><creatorcontrib>Jain, V.K.</creatorcontrib><creatorcontrib>Wadekar, S.A.</creatorcontrib><creatorcontrib>Lei Lin</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Electronics &amp; Communications Abstracts</collection><collection>Solid State and Superconductivity Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on components, hybrids, and manufacturing technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Jain, V.K.</au><au>Wadekar, S.A.</au><au>Lei Lin</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A universal nonlinear component and its application to WSI</atitle><jtitle>IEEE transactions on components, hybrids, and manufacturing technology</jtitle><stitle>T-CHMT</stitle><date>1993-11-01</date><risdate>1993</risdate><volume>16</volume><issue>7</issue><spage>656</spage><epage>664</epage><pages>656-664</pages><issn>0148-6411</issn><eissn>1558-3082</eissn><coden>ITTEDR</coden><abstract>Presents a high-speed multifunction chip for performing one of four nonlinear operations: 1) square root, 2) reciprocal, 3) sine/cosine, and 4) arctangent. Each of these functions is evaluated with one ROM access, two additions, and one major and one minor multiplication, yielding a new result every two clock cycles. Its performance signifies an estimated three-to-four-fold increase in speed (for comparable technologies and minimum feature size) over existing approaches. Furthermore, since all four functions are performed on the same cell, a silicon-area advantage of approximately three is realized when the application demands multiple functions. In wafer scale integration (WSI) of signal and image processing algorithms, several such functions are usually needed, while defect tolerance dictates the use of just one or two types of cells. Thus the new component is ideally suited for monolithic WSI. However, it can also be used as a co-processor/accelerator for commercial DSP chips in hybrid WSI implementation of signal processing algorithms. The underlying principle, which has made the combined goals of high-speed and multifunctionality possible, is second-order interpolation of very small ROM tables. Two versions are presented: a 24-b chip, and a 16-b chip, both fabricated in 2.0- mu m CMOS technology.&lt; &gt;</abstract><cop>New York, NY</cop><pub>IEEE</pub><doi>10.1109/33.257869</doi><tpages>9</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISSN: 0148-6411
ispartof IEEE transactions on components, hybrids, and manufacturing technology, 1993-11, Vol.16 (7), p.656-664
issn 0148-6411
1558-3082
language eng
recordid cdi_crossref_primary_10_1109_33_257869
source IEEE Electronic Library (IEL)
subjects Applied sciences
Clocks
CMOS technology
Coprocessors
Design. Technologies. Operation analysis. Testing
Digital signal processing chips
Electronics
Exact sciences and technology
Image processing
Integrated circuits
Interpolation
Read only memory
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
Signal processing
Signal processing algorithms
Wafer scale integration
title A universal nonlinear component and its application to WSI
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T10%3A11%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20universal%20nonlinear%20component%20and%20its%20application%20to%20WSI&rft.jtitle=IEEE%20transactions%20on%20components,%20hybrids,%20and%20manufacturing%20technology&rft.au=Jain,%20V.K.&rft.date=1993-11-01&rft.volume=16&rft.issue=7&rft.spage=656&rft.epage=664&rft.pages=656-664&rft.issn=0148-6411&rft.eissn=1558-3082&rft.coden=ITTEDR&rft_id=info:doi/10.1109/33.257869&rft_dat=%3Cproquest_RIE%3E26149754%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26149754&rft_id=info:pmid/&rft_ieee_id=257869&rfr_iscdi=true