Design verification of the S3.mp cache-coherent shared-memory system
This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable Shared-memory MultiProcessor (S3.mp) at three levels of abstraction: the memory consistency model, the cache coherence protocol, and the implementation.
Gespeichert in:
| Veröffentlicht in: | IEEE transactions on computers 1998-01, Vol.47 (1), p.135-140 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 140 |
|---|---|
| container_issue | 1 |
| container_start_page | 135 |
| container_title | IEEE transactions on computers |
| container_volume | 47 |
| creator | Fong Pong Browne, M. Nowatzyk, A. Dubois, M. |
| description | This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable Shared-memory MultiProcessor (S3.mp) at three levels of abstraction: the memory consistency model, the cache coherence protocol, and the implementation. |
| doi_str_mv | 10.1109/12.656100 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_RIE</sourceid><recordid>TN_cdi_crossref_primary_10_1109_12_656100</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>656100</ieee_id><sourcerecordid>28248264</sourcerecordid><originalsourceid>FETCH-LOGICAL-c343t-952a0b1e85a11cce3c558258fa0b722cabd1d8b8f77daad3512cc46d910b993a3</originalsourceid><addsrcrecordid>eNqF0D1PwzAQgGELgUQpDKxMnpAYUnx2nNgjavmSKjEAs-U4F2LUxMVOkfrvCUrFynTS3aMbXkIugS0AmL4FvihkAYwdkRlIWWZay-KYzBgDlWmRs1NyltInY6zgTM_IaoXJf_T0G6NvvLODDz0NDR1apK9i0W2ps67FzIUWI_YDTa2NWGcddiHuadqnAbtzctLYTcKLw5yT94f7t-VTtn55fF7erTMncjFkWnLLKkAlLYBzKJyUikvVjNuSc2erGmpVqaYsa2trIYE7lxe1BlZpLayYk-vp7zaGrx2mwXQ-OdxsbI9hlwxXPFe8yP-HckwDqhjhzQRdDClFbMw2-s7GvQFmfoMa4GYKOtqryXpE_HOH4w-_82-6</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>25557186</pqid></control><display><type>article</type><title>Design verification of the S3.mp cache-coherent shared-memory system</title><source>IEEE Electronic Library (IEL)</source><creator>Fong Pong ; Browne, M. ; Nowatzyk, A. ; Dubois, M.</creator><creatorcontrib>Fong Pong ; Browne, M. ; Nowatzyk, A. ; Dubois, M.</creatorcontrib><description>This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable Shared-memory MultiProcessor (S3.mp) at three levels of abstraction: the memory consistency model, the cache coherence protocol, and the implementation.</description><identifier>ISSN: 0018-9340</identifier><identifier>EISSN: 1557-9956</identifier><identifier>DOI: 10.1109/12.656100</identifier><identifier>CODEN: ITCOB4</identifier><language>eng</language><publisher>IEEE</publisher><subject>Access protocols ; Automata ; Buffer storage ; Coherence ; Computer Society ; Context ; Debugging ; Formal verification ; Read-write memory ; Sun</subject><ispartof>IEEE transactions on computers, 1998-01, Vol.47 (1), p.135-140</ispartof><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c343t-952a0b1e85a11cce3c558258fa0b722cabd1d8b8f77daad3512cc46d910b993a3</citedby><cites>FETCH-LOGICAL-c343t-952a0b1e85a11cce3c558258fa0b722cabd1d8b8f77daad3512cc46d910b993a3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/656100$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>314,780,784,796,27924,27925,54758</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/656100$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Fong Pong</creatorcontrib><creatorcontrib>Browne, M.</creatorcontrib><creatorcontrib>Nowatzyk, A.</creatorcontrib><creatorcontrib>Dubois, M.</creatorcontrib><title>Design verification of the S3.mp cache-coherent shared-memory system</title><title>IEEE transactions on computers</title><addtitle>TC</addtitle><description>This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable Shared-memory MultiProcessor (S3.mp) at three levels of abstraction: the memory consistency model, the cache coherence protocol, and the implementation.</description><subject>Access protocols</subject><subject>Automata</subject><subject>Buffer storage</subject><subject>Coherence</subject><subject>Computer Society</subject><subject>Context</subject><subject>Debugging</subject><subject>Formal verification</subject><subject>Read-write memory</subject><subject>Sun</subject><issn>0018-9340</issn><issn>1557-9956</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>1998</creationdate><recordtype>article</recordtype><sourceid>RIE</sourceid><recordid>eNqF0D1PwzAQgGELgUQpDKxMnpAYUnx2nNgjavmSKjEAs-U4F2LUxMVOkfrvCUrFynTS3aMbXkIugS0AmL4FvihkAYwdkRlIWWZay-KYzBgDlWmRs1NyltInY6zgTM_IaoXJf_T0G6NvvLODDz0NDR1apK9i0W2ps67FzIUWI_YDTa2NWGcddiHuadqnAbtzctLYTcKLw5yT94f7t-VTtn55fF7erTMncjFkWnLLKkAlLYBzKJyUikvVjNuSc2erGmpVqaYsa2trIYE7lxe1BlZpLayYk-vp7zaGrx2mwXQ-OdxsbI9hlwxXPFe8yP-HckwDqhjhzQRdDClFbMw2-s7GvQFmfoMa4GYKOtqryXpE_HOH4w-_82-6</recordid><startdate>199801</startdate><enddate>199801</enddate><creator>Fong Pong</creator><creator>Browne, M.</creator><creator>Nowatzyk, A.</creator><creator>Dubois, M.</creator><general>IEEE</general><scope>RIA</scope><scope>RIE</scope><scope>AAYXX</scope><scope>CITATION</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>199801</creationdate><title>Design verification of the S3.mp cache-coherent shared-memory system</title><author>Fong Pong ; Browne, M. ; Nowatzyk, A. ; Dubois, M.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c343t-952a0b1e85a11cce3c558258fa0b722cabd1d8b8f77daad3512cc46d910b993a3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>1998</creationdate><topic>Access protocols</topic><topic>Automata</topic><topic>Buffer storage</topic><topic>Coherence</topic><topic>Computer Society</topic><topic>Context</topic><topic>Debugging</topic><topic>Formal verification</topic><topic>Read-write memory</topic><topic>Sun</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Fong Pong</creatorcontrib><creatorcontrib>Browne, M.</creatorcontrib><creatorcontrib>Nowatzyk, A.</creatorcontrib><creatorcontrib>Dubois, M.</creatorcontrib><collection>IEEE All-Society Periodicals Package (ASPP) 1998-Present</collection><collection>IEEE Electronic Library (IEL)</collection><collection>CrossRef</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><jtitle>IEEE transactions on computers</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fong Pong</au><au>Browne, M.</au><au>Nowatzyk, A.</au><au>Dubois, M.</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Design verification of the S3.mp cache-coherent shared-memory system</atitle><jtitle>IEEE transactions on computers</jtitle><stitle>TC</stitle><date>1998-01</date><risdate>1998</risdate><volume>47</volume><issue>1</issue><spage>135</spage><epage>140</epage><pages>135-140</pages><issn>0018-9340</issn><eissn>1557-9956</eissn><coden>ITCOB4</coden><abstract>This paper describes the methods used to formulate and validate the memory subsystem of the cache-coherent Sun Scalable Shared-memory MultiProcessor (S3.mp) at three levels of abstraction: the memory consistency model, the cache coherence protocol, and the implementation.</abstract><pub>IEEE</pub><doi>10.1109/12.656100</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0018-9340 |
| ispartof | IEEE transactions on computers, 1998-01, Vol.47 (1), p.135-140 |
| issn | 0018-9340 1557-9956 |
| language | eng |
| recordid | cdi_crossref_primary_10_1109_12_656100 |
| source | IEEE Electronic Library (IEL) |
| subjects | Access protocols Automata Buffer storage Coherence Computer Society Context Debugging Formal verification Read-write memory Sun |
| title | Design verification of the S3.mp cache-coherent shared-memory system |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T08%3A21%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_RIE&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Design%20verification%20of%20the%20S3.mp%20cache-coherent%20shared-memory%20system&rft.jtitle=IEEE%20transactions%20on%20computers&rft.au=Fong%20Pong&rft.date=1998-01&rft.volume=47&rft.issue=1&rft.spage=135&rft.epage=140&rft.pages=135-140&rft.issn=0018-9340&rft.eissn=1557-9956&rft.coden=ITCOB4&rft_id=info:doi/10.1109/12.656100&rft_dat=%3Cproquest_RIE%3E28248264%3C/proquest_RIE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=25557186&rft_id=info:pmid/&rft_ieee_id=656100&rfr_iscdi=true |