A threshold logic gate based on clocked coupled inverters
In this paper we present both a new design for a threshold logic gate, based on clocked cross-coupled inverters, and the way to optimize the implementation of threshold functions using this gate. The main characteristics of the threshold gate are low power consumption (it does not consume static pow...
Gespeichert in:
Veröffentlicht in: | International journal of electronics 1998-04, Vol.84 (4), p.371-382 |
---|---|
Hauptverfasser: | , , , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | In this paper we present both a new design for a threshold logic gate, based on clocked cross-coupled inverters, and the way to optimize the implementation of threshold functions using this gate. The main characteristics of the threshold gate are low power consumption (it does not consume static power) and high speed. |
---|---|
ISSN: | 0020-7217 1362-3060 |
DOI: | 10.1080/002072198134724 |