Gate-tunable graphene-organic interface barrier for vertical transistor and logic inverter

One of the key requirements for efficient organic-electronic devices is the creation of a negligible energy barrier for carrier injection at the metal-organic interface. Here, a graphene-organic interface with an almost negligible energy barrier is demonstrated in a high-performance hybrid heterojun...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Applied physics letters 2018-10, Vol.113 (15)
Hauptverfasser: Parui, Subir, Ribeiro, Mário, Atxabal, Ainhoa, Bairagi, Kaushik, Zuccatti, Elisabetta, Safeer, C. K., Llopis, Roger, Casanova, Fèlix, Hueso, Luis E.
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:One of the key requirements for efficient organic-electronic devices is the creation of a negligible energy barrier for carrier injection at the metal-organic interface. Here, a graphene-organic interface with an almost negligible energy barrier is demonstrated in a high-performance hybrid heterojunction device. The gate-tunable current-voltage characteristics show that the electronic transport can be tuned from an interface-limited to a bulk-dominated regime by lowering the graphene-organic interface energy barrier. N-type transistors with a PTCDI-C8 organic thin film as an active layer provide an ON-OFF current ratio of ∼107, while similar p-type transistors with a CuPc molecular layer reach an ON-OFF current ratio of ∼105. Furthermore, logic inverters with standby current as low as ∼1 pA are demonstrated using a combination of both n- and p-type transistors.
ISSN:0003-6951
1077-3118
DOI:10.1063/1.5045497