Formation and characterization of nanometer scale metal-oxide-semiconductor structures on GaAs using low-temperature atomic layer deposition

Atomic layer deposition (ALD) grown Al2O3 has excellent bulk and interface properties on III-V compound semiconductors and is used as gate dielectric for GaAs and GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). The low-temperature (LT) ALD technology enables us to fabricate 100nm M...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Applied physics letters 2005-07, Vol.87 (1)
Hauptverfasser: Ye, P. D., Wilk, G. D., Tois, E. E., Wang, Jian Jim
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue 1
container_start_page
container_title Applied physics letters
container_volume 87
creator Ye, P. D.
Wilk, G. D.
Tois, E. E.
Wang, Jian Jim
description Atomic layer deposition (ALD) grown Al2O3 has excellent bulk and interface properties on III-V compound semiconductors and is used as gate dielectric for GaAs and GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). The low-temperature (LT) ALD technology enables us to fabricate 100nm MOS structures on GaAs, defined by nanoimprint lithography. The electrical characterization of these nanostructured dielectrics demonstrates that the bulk oxide films and the oxide-GaAs interfaces are of high quality even in nanometer scale. The submicron gate length GaAs MOSFET formed by LT-ALD and lift-off process shows well-behaved transistor characteristics. This GaAs MOSFET process is ready to scale the gate length below 100nm for ultra-high-speed or THz transistor applications.
doi_str_mv 10.1063/1.1954902
format Article
fullrecord <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1063_1_1954902</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1063_1_1954902</sourcerecordid><originalsourceid>FETCH-LOGICAL-c295t-5ea825550407e14209872c27a90a684d0d08710559a3a88baa7acdbd0253ca123</originalsourceid><addsrcrecordid>eNotUMFKAzEUDKJgrR78g1w9pL4km272WIqtQsGLnpfXJNXI7qYkKVq_wY82S3t682aYGRhC7jnMOMzlI5_xRlUNiAsy4VDXTHKuL8kEACSbN4pfk5uUvsqrhJQT8rcKscfsw0BxsNR8YkSTXfS_JzLs6IBD6F3haDLYOVowdiz8eOtYcr03YbAHk0PRcyzgEF2ixbrGRaKH5IcP2oVvll2_dxFHmWIOxUc7PJZU6_Yh-bHtllztsEvu7nyn5H319LZ8ZpvX9ctysWFGNCoz5VALpRRUUDteCWh0LYyosQGc68qCBV1zUKpBiVpvEWs0dmtBKGmQCzklD6dcE0NK0e3affQ9xmPLoR1nbHl7nlH-A9ayaAY</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Formation and characterization of nanometer scale metal-oxide-semiconductor structures on GaAs using low-temperature atomic layer deposition</title><source>AIP Journals Complete</source><source>AIP Digital Archive</source><creator>Ye, P. D. ; Wilk, G. D. ; Tois, E. E. ; Wang, Jian Jim</creator><creatorcontrib>Ye, P. D. ; Wilk, G. D. ; Tois, E. E. ; Wang, Jian Jim</creatorcontrib><description>Atomic layer deposition (ALD) grown Al2O3 has excellent bulk and interface properties on III-V compound semiconductors and is used as gate dielectric for GaAs and GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). The low-temperature (LT) ALD technology enables us to fabricate 100nm MOS structures on GaAs, defined by nanoimprint lithography. The electrical characterization of these nanostructured dielectrics demonstrates that the bulk oxide films and the oxide-GaAs interfaces are of high quality even in nanometer scale. The submicron gate length GaAs MOSFET formed by LT-ALD and lift-off process shows well-behaved transistor characteristics. This GaAs MOSFET process is ready to scale the gate length below 100nm for ultra-high-speed or THz transistor applications.</description><identifier>ISSN: 0003-6951</identifier><identifier>EISSN: 1077-3118</identifier><identifier>DOI: 10.1063/1.1954902</identifier><language>eng</language><ispartof>Applied physics letters, 2005-07, Vol.87 (1)</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c295t-5ea825550407e14209872c27a90a684d0d08710559a3a88baa7acdbd0253ca123</citedby><cites>FETCH-LOGICAL-c295t-5ea825550407e14209872c27a90a684d0d08710559a3a88baa7acdbd0253ca123</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27903,27904</link.rule.ids></links><search><creatorcontrib>Ye, P. D.</creatorcontrib><creatorcontrib>Wilk, G. D.</creatorcontrib><creatorcontrib>Tois, E. E.</creatorcontrib><creatorcontrib>Wang, Jian Jim</creatorcontrib><title>Formation and characterization of nanometer scale metal-oxide-semiconductor structures on GaAs using low-temperature atomic layer deposition</title><title>Applied physics letters</title><description>Atomic layer deposition (ALD) grown Al2O3 has excellent bulk and interface properties on III-V compound semiconductors and is used as gate dielectric for GaAs and GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). The low-temperature (LT) ALD technology enables us to fabricate 100nm MOS structures on GaAs, defined by nanoimprint lithography. The electrical characterization of these nanostructured dielectrics demonstrates that the bulk oxide films and the oxide-GaAs interfaces are of high quality even in nanometer scale. The submicron gate length GaAs MOSFET formed by LT-ALD and lift-off process shows well-behaved transistor characteristics. This GaAs MOSFET process is ready to scale the gate length below 100nm for ultra-high-speed or THz transistor applications.</description><issn>0003-6951</issn><issn>1077-3118</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2005</creationdate><recordtype>article</recordtype><recordid>eNotUMFKAzEUDKJgrR78g1w9pL4km272WIqtQsGLnpfXJNXI7qYkKVq_wY82S3t682aYGRhC7jnMOMzlI5_xRlUNiAsy4VDXTHKuL8kEACSbN4pfk5uUvsqrhJQT8rcKscfsw0BxsNR8YkSTXfS_JzLs6IBD6F3haDLYOVowdiz8eOtYcr03YbAHk0PRcyzgEF2ixbrGRaKH5IcP2oVvll2_dxFHmWIOxUc7PJZU6_Yh-bHtllztsEvu7nyn5H319LZ8ZpvX9ctysWFGNCoz5VALpRRUUDteCWh0LYyosQGc68qCBV1zUKpBiVpvEWs0dmtBKGmQCzklD6dcE0NK0e3affQ9xmPLoR1nbHl7nlH-A9ayaAY</recordid><startdate>20050704</startdate><enddate>20050704</enddate><creator>Ye, P. D.</creator><creator>Wilk, G. D.</creator><creator>Tois, E. E.</creator><creator>Wang, Jian Jim</creator><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20050704</creationdate><title>Formation and characterization of nanometer scale metal-oxide-semiconductor structures on GaAs using low-temperature atomic layer deposition</title><author>Ye, P. D. ; Wilk, G. D. ; Tois, E. E. ; Wang, Jian Jim</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c295t-5ea825550407e14209872c27a90a684d0d08710559a3a88baa7acdbd0253ca123</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2005</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Ye, P. D.</creatorcontrib><creatorcontrib>Wilk, G. D.</creatorcontrib><creatorcontrib>Tois, E. E.</creatorcontrib><creatorcontrib>Wang, Jian Jim</creatorcontrib><collection>CrossRef</collection><jtitle>Applied physics letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Ye, P. D.</au><au>Wilk, G. D.</au><au>Tois, E. E.</au><au>Wang, Jian Jim</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Formation and characterization of nanometer scale metal-oxide-semiconductor structures on GaAs using low-temperature atomic layer deposition</atitle><jtitle>Applied physics letters</jtitle><date>2005-07-04</date><risdate>2005</risdate><volume>87</volume><issue>1</issue><issn>0003-6951</issn><eissn>1077-3118</eissn><abstract>Atomic layer deposition (ALD) grown Al2O3 has excellent bulk and interface properties on III-V compound semiconductors and is used as gate dielectric for GaAs and GaN metal-oxide-semiconductor field-effect transistors (MOSFETs). The low-temperature (LT) ALD technology enables us to fabricate 100nm MOS structures on GaAs, defined by nanoimprint lithography. The electrical characterization of these nanostructured dielectrics demonstrates that the bulk oxide films and the oxide-GaAs interfaces are of high quality even in nanometer scale. The submicron gate length GaAs MOSFET formed by LT-ALD and lift-off process shows well-behaved transistor characteristics. This GaAs MOSFET process is ready to scale the gate length below 100nm for ultra-high-speed or THz transistor applications.</abstract><doi>10.1063/1.1954902</doi></addata></record>
fulltext fulltext
identifier ISSN: 0003-6951
ispartof Applied physics letters, 2005-07, Vol.87 (1)
issn 0003-6951
1077-3118
language eng
recordid cdi_crossref_primary_10_1063_1_1954902
source AIP Journals Complete; AIP Digital Archive
title Formation and characterization of nanometer scale metal-oxide-semiconductor structures on GaAs using low-temperature atomic layer deposition
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T04%3A15%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Formation%20and%20characterization%20of%20nanometer%20scale%20metal-oxide-semiconductor%20structures%20on%20GaAs%20using%20low-temperature%20atomic%20layer%20deposition&rft.jtitle=Applied%20physics%20letters&rft.au=Ye,%20P.%20D.&rft.date=2005-07-04&rft.volume=87&rft.issue=1&rft.issn=0003-6951&rft.eissn=1077-3118&rft_id=info:doi/10.1063/1.1954902&rft_dat=%3Ccrossref%3E10_1063_1_1954902%3C/crossref%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true