True random bit generation with time-delay sampled-data feedback system
A new true random bit generator circuit which is a time-delay sampled-data feedback system is proposed. The differential equation that defines the dynamic behaviour of the circuit is implemented by analogue active and passive components with a digital block that forms the sample and hold delay line...
Gespeichert in:
| Veröffentlicht in: | Electronics letters 2013-04, Vol.49 (8), p.543-545 |
|---|---|
| Hauptverfasser: | , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 545 |
|---|---|
| container_issue | 8 |
| container_start_page | 543 |
| container_title | Electronics letters |
| container_volume | 49 |
| creator | YENICERI, R YALCIN, M. E |
| description | A new true random bit generator circuit which is a time-delay sampled-data feedback system is proposed. The differential equation that defines the dynamic behaviour of the circuit is implemented by analogue active and passive components with a digital block that forms the sample and hold delay line as the feedback. A D-type flip-flop chain is used on the delayed feedback line due to the feedback signal which is a binary signal. The impressive features of the circuit are the ease of its implementation and the successful statistical analysis results that show its output is random. Furthermore, the reported system is the first true random bit generator using a time-delay sampled-data feedback system. |
| doi_str_mv | 10.1049/el.2012.3448 |
| format | Article |
| fullrecord | <record><control><sourceid>wiley_24P</sourceid><recordid>TN_cdi_crossref_primary_10_1049_el_2012_3448</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ELL2BF00342</sourcerecordid><originalsourceid>FETCH-LOGICAL-c4112-5576df72c2a018382be499128add0a0dc5e832aafe51c1cc46a408438a5f576d3</originalsourceid><addsrcrecordid>eNp9kE1Lw0AURQdRsNTu_AFZKLgwdd7MpEmWKm0VAm4quAsvMy86mi8yKSX_3oSIuFBXb3PO5d3L2DnwJXAV31CxFBzEUioVHbEZyID7McDLMZtxDtIPIFanbOGczTgoUCuuYMa2u3ZPXouVqUsvs533ShW12Nm68g62e_M6W5JvqMDec1g2BRnfYIdeTmQy1B-e611H5Rk7ybFwtPi6c_a8We_uH_zkaft4f5v4WgEIPwjClclDoQVyiGQkMlJxDCJCYzhyowOKpEDMKQANWqsVKh4pGWGQj6qcs-spV7e1cy3ladPaEts-BZ6OO6RUpOMO6bjDgF9OeINOY5EPRbV1344IJYQxDwcumLiDLaj_NzNdJ4m423AulRi8q8mz1KXv9b6thvJ_vXLxC7pOfiQ3Jpef4aWFZQ</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>True random bit generation with time-delay sampled-data feedback system</title><source>Wiley Online Library Open Access</source><creator>YENICERI, R ; YALCIN, M. E</creator><creatorcontrib>YENICERI, R ; YALCIN, M. E</creatorcontrib><description>A new true random bit generator circuit which is a time-delay sampled-data feedback system is proposed. The differential equation that defines the dynamic behaviour of the circuit is implemented by analogue active and passive components with a digital block that forms the sample and hold delay line as the feedback. A D-type flip-flop chain is used on the delayed feedback line due to the feedback signal which is a binary signal. The impressive features of the circuit are the ease of its implementation and the successful statistical analysis results that show its output is random. Furthermore, the reported system is the first true random bit generator using a time-delay sampled-data feedback system.</description><identifier>ISSN: 0013-5194</identifier><identifier>ISSN: 1350-911X</identifier><identifier>EISSN: 1350-911X</identifier><identifier>DOI: 10.1049/el.2012.3448</identifier><identifier>CODEN: ELLEAK</identifier><language>eng</language><publisher>Stevenage: The Institution of Engineering and Technology</publisher><subject>active component ; analogue component ; Applied sciences ; binary signal ; differential equation ; differential equations ; digital block ; dynamic behaviour ; D‐type flip‐flop chain ; Electronics ; Exact sciences and technology ; feedback ; feedback signal ; flip‐flops ; Information and communication ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; passive component ; random number generation ; sample and hold circuits ; sampled data circuits ; sample‐and‐hold delay line ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices ; statistical analysis ; time‐delay sampled‐data feedback system ; true random bit generator circuit</subject><ispartof>Electronics letters, 2013-04, Vol.49 (8), p.543-545</ispartof><rights>The Institution of Engineering and Technology</rights><rights>2020 The Institution of Engineering and Technology</rights><rights>2014 INIST-CNRS</rights><lds50>peer_reviewed</lds50><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-c4112-5576df72c2a018382be499128add0a0dc5e832aafe51c1cc46a408438a5f576d3</citedby><cites>FETCH-LOGICAL-c4112-5576df72c2a018382be499128add0a0dc5e832aafe51c1cc46a408438a5f576d3</cites></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://onlinelibrary.wiley.com/doi/pdf/10.1049%2Fel.2012.3448$$EPDF$$P50$$Gwiley$$H</linktopdf><linktohtml>$$Uhttps://onlinelibrary.wiley.com/doi/full/10.1049%2Fel.2012.3448$$EHTML$$P50$$Gwiley$$H</linktohtml><link.rule.ids>314,776,780,1411,11541,27901,27902,45550,45551,46027,46451</link.rule.ids><linktorsrc>$$Uhttps://onlinelibrary.wiley.com/doi/abs/10.1049%2Fel.2012.3448$$EView_record_in_Wiley-Blackwell$$FView_record_in_$$GWiley-Blackwell</linktorsrc><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&idt=27317907$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>YENICERI, R</creatorcontrib><creatorcontrib>YALCIN, M. E</creatorcontrib><title>True random bit generation with time-delay sampled-data feedback system</title><title>Electronics letters</title><description>A new true random bit generator circuit which is a time-delay sampled-data feedback system is proposed. The differential equation that defines the dynamic behaviour of the circuit is implemented by analogue active and passive components with a digital block that forms the sample and hold delay line as the feedback. A D-type flip-flop chain is used on the delayed feedback line due to the feedback signal which is a binary signal. The impressive features of the circuit are the ease of its implementation and the successful statistical analysis results that show its output is random. Furthermore, the reported system is the first true random bit generator using a time-delay sampled-data feedback system.</description><subject>active component</subject><subject>analogue component</subject><subject>Applied sciences</subject><subject>binary signal</subject><subject>differential equation</subject><subject>differential equations</subject><subject>digital block</subject><subject>dynamic behaviour</subject><subject>D‐type flip‐flop chain</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>feedback</subject><subject>feedback signal</subject><subject>flip‐flops</subject><subject>Information and communication</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>passive component</subject><subject>random number generation</subject><subject>sample and hold circuits</subject><subject>sampled data circuits</subject><subject>sample‐and‐hold delay line</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><subject>statistical analysis</subject><subject>time‐delay sampled‐data feedback system</subject><subject>true random bit generator circuit</subject><issn>0013-5194</issn><issn>1350-911X</issn><issn>1350-911X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2013</creationdate><recordtype>article</recordtype><recordid>eNp9kE1Lw0AURQdRsNTu_AFZKLgwdd7MpEmWKm0VAm4quAsvMy86mi8yKSX_3oSIuFBXb3PO5d3L2DnwJXAV31CxFBzEUioVHbEZyID7McDLMZtxDtIPIFanbOGczTgoUCuuYMa2u3ZPXouVqUsvs533ShW12Nm68g62e_M6W5JvqMDec1g2BRnfYIdeTmQy1B-e611H5Rk7ybFwtPi6c_a8We_uH_zkaft4f5v4WgEIPwjClclDoQVyiGQkMlJxDCJCYzhyowOKpEDMKQANWqsVKh4pGWGQj6qcs-spV7e1cy3ladPaEts-BZ6OO6RUpOMO6bjDgF9OeINOY5EPRbV1344IJYQxDwcumLiDLaj_NzNdJ4m423AulRi8q8mz1KXv9b6thvJ_vXLxC7pOfiQ3Jpef4aWFZQ</recordid><startdate>20130411</startdate><enddate>20130411</enddate><creator>YENICERI, R</creator><creator>YALCIN, M. E</creator><general>The Institution of Engineering and Technology</general><general>Institution of Engineering and Technology</general><scope>IQODW</scope><scope>AAYXX</scope><scope>CITATION</scope></search><sort><creationdate>20130411</creationdate><title>True random bit generation with time-delay sampled-data feedback system</title><author>YENICERI, R ; YALCIN, M. E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c4112-5576df72c2a018382be499128add0a0dc5e832aafe51c1cc46a408438a5f576d3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2013</creationdate><topic>active component</topic><topic>analogue component</topic><topic>Applied sciences</topic><topic>binary signal</topic><topic>differential equation</topic><topic>differential equations</topic><topic>digital block</topic><topic>dynamic behaviour</topic><topic>D‐type flip‐flop chain</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>feedback</topic><topic>feedback signal</topic><topic>flip‐flops</topic><topic>Information and communication</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>passive component</topic><topic>random number generation</topic><topic>sample and hold circuits</topic><topic>sampled data circuits</topic><topic>sample‐and‐hold delay line</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><topic>statistical analysis</topic><topic>time‐delay sampled‐data feedback system</topic><topic>true random bit generator circuit</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>YENICERI, R</creatorcontrib><creatorcontrib>YALCIN, M. E</creatorcontrib><collection>Pascal-Francis</collection><collection>CrossRef</collection><jtitle>Electronics letters</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YENICERI, R</au><au>YALCIN, M. E</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>True random bit generation with time-delay sampled-data feedback system</atitle><jtitle>Electronics letters</jtitle><date>2013-04-11</date><risdate>2013</risdate><volume>49</volume><issue>8</issue><spage>543</spage><epage>545</epage><pages>543-545</pages><issn>0013-5194</issn><issn>1350-911X</issn><eissn>1350-911X</eissn><coden>ELLEAK</coden><abstract>A new true random bit generator circuit which is a time-delay sampled-data feedback system is proposed. The differential equation that defines the dynamic behaviour of the circuit is implemented by analogue active and passive components with a digital block that forms the sample and hold delay line as the feedback. A D-type flip-flop chain is used on the delayed feedback line due to the feedback signal which is a binary signal. The impressive features of the circuit are the ease of its implementation and the successful statistical analysis results that show its output is random. Furthermore, the reported system is the first true random bit generator using a time-delay sampled-data feedback system.</abstract><cop>Stevenage</cop><pub>The Institution of Engineering and Technology</pub><doi>10.1049/el.2012.3448</doi><tpages>3</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0013-5194 |
| ispartof | Electronics letters, 2013-04, Vol.49 (8), p.543-545 |
| issn | 0013-5194 1350-911X 1350-911X |
| language | eng |
| recordid | cdi_crossref_primary_10_1049_el_2012_3448 |
| source | Wiley Online Library Open Access |
| subjects | active component analogue component Applied sciences binary signal differential equation differential equations digital block dynamic behaviour D‐type flip‐flop chain Electronics Exact sciences and technology feedback feedback signal flip‐flops Information and communication Integrated circuits Integrated circuits by function (including memories and processors) passive component random number generation sample and hold circuits sampled data circuits sample‐and‐hold delay line Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices statistical analysis time‐delay sampled‐data feedback system true random bit generator circuit |
| title | True random bit generation with time-delay sampled-data feedback system |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T20%3A52%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-wiley_24P&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=True%20random%20bit%20generation%20with%20time-delay%20sampled-data%20feedback%20system&rft.jtitle=Electronics%20letters&rft.au=YENICERI,%20R&rft.date=2013-04-11&rft.volume=49&rft.issue=8&rft.spage=543&rft.epage=545&rft.pages=543-545&rft.issn=0013-5194&rft.eissn=1350-911X&rft.coden=ELLEAK&rft_id=info:doi/10.1049/el.2012.3448&rft_dat=%3Cwiley_24P%3EELL2BF00342%3C/wiley_24P%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |