A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design

A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design

This paper introduces a novel High‐speed Ultralow power Double‐Node Upsets (DNU) Tolerant Automotive Latch (HUDTAL) fabricated in the 55‐nm CMOS technology. Through the integration of Muller‐C‐Element (MCE), Node‐Hardened MCE, CLK‐Gating MCE (CG‐MCE), and Transmission Gate techniques, the proposed l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:International journal of circuit theory and applications 2024-12
Hauptverfasser: Qiu, Guoji, Bi, Dawei, Hu, Zhiyuan, Zhang, Zhengxuan
Format: Artikel
Sprache:eng
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title International journal of circuit theory and applications
container_volume
creator Qiu, Guoji
Bi, Dawei
Hu, Zhiyuan
Zhang, Zhengxuan
description This paper introduces a novel High‐speed Ultralow power Double‐Node Upsets (DNU) Tolerant Automotive Latch (HUDTAL) fabricated in the 55‐nm CMOS technology. Through the integration of Muller‐C‐Element (MCE), Node‐Hardened MCE, CLK‐Gating MCE (CG‐MCE), and Transmission Gate techniques, the proposed latch can fully resist DNU. Compared with similar types of latches through simulation, the proposed latch has higher critical charges and does not generate any TFs at the output that may affect the next stage circuit, saving 4.89% area power delay product on average. Additionally, it exhibits lower sensitivity to process voltage temperature variations, enabling stable operation in harsh environmental conditions.
doi_str_mv 10.1002/cta.4401
format Article
fullrecord <record><control><sourceid>crossref</sourceid><recordid>TN_cdi_crossref_primary_10_1002_cta_4401</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>10_1002_cta_4401</sourcerecordid><originalsourceid>FETCH-LOGICAL-c118t-8dfaef71897157e25bf0be75af5f5b67996804cdf39ccdc37ffa5f20511f32593</originalsourceid><addsrcrecordid>eNot0EFLwzAYxvEgCs4p-BFy9NL5pl2a5Fg23YQxBVcQPJQ0fbNVumUk2YY3P4Kf0U_ihp7-hweew4-QWwYDBpDem6gHwyGwM9JjoEQCIN7OSQ9AyURJmV-SqxA-AECmmeqR94LO3R47Om2Xq5-v79ctYkPLLnrduQN9cQf0dOx2dYfHde6aU8ptwBjownXo9SbSYhfd2sV2j3Smo1nRMYZ2ubkmF1Z3AW_-2yfl48NiNE1mz5OnUTFLDGMyJrKxGq1gUgnGBaa8tlCj4Npyy-tcKJVLGJrGZsqYxmTCWs1tCpwxm6VcZX1y9_drvAvBo622vl1r_1kxqE4o1RGlOqFkvydaWJo</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design</title><source>Wiley Online Library Journals Frontfile Complete</source><creator>Qiu, Guoji ; Bi, Dawei ; Hu, Zhiyuan ; Zhang, Zhengxuan</creator><creatorcontrib>Qiu, Guoji ; Bi, Dawei ; Hu, Zhiyuan ; Zhang, Zhengxuan</creatorcontrib><description>This paper introduces a novel High‐speed Ultralow power Double‐Node Upsets (DNU) Tolerant Automotive Latch (HUDTAL) fabricated in the 55‐nm CMOS technology. Through the integration of Muller‐C‐Element (MCE), Node‐Hardened MCE, CLK‐Gating MCE (CG‐MCE), and Transmission Gate techniques, the proposed latch can fully resist DNU. Compared with similar types of latches through simulation, the proposed latch has higher critical charges and does not generate any TFs at the output that may affect the next stage circuit, saving 4.89% area power delay product on average. Additionally, it exhibits lower sensitivity to process voltage temperature variations, enabling stable operation in harsh environmental conditions.</description><identifier>ISSN: 0098-9886</identifier><identifier>EISSN: 1097-007X</identifier><identifier>DOI: 10.1002/cta.4401</identifier><language>eng</language><ispartof>International journal of circuit theory and applications, 2024-12</ispartof><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed><cites>FETCH-LOGICAL-c118t-8dfaef71897157e25bf0be75af5f5b67996804cdf39ccdc37ffa5f20511f32593</cites><orcidid>0009-0003-2565-0608</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>314,776,780,27901,27902</link.rule.ids></links><search><creatorcontrib>Qiu, Guoji</creatorcontrib><creatorcontrib>Bi, Dawei</creatorcontrib><creatorcontrib>Hu, Zhiyuan</creatorcontrib><creatorcontrib>Zhang, Zhengxuan</creatorcontrib><title>A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design</title><title>International journal of circuit theory and applications</title><description>This paper introduces a novel High‐speed Ultralow power Double‐Node Upsets (DNU) Tolerant Automotive Latch (HUDTAL) fabricated in the 55‐nm CMOS technology. Through the integration of Muller‐C‐Element (MCE), Node‐Hardened MCE, CLK‐Gating MCE (CG‐MCE), and Transmission Gate techniques, the proposed latch can fully resist DNU. Compared with similar types of latches through simulation, the proposed latch has higher critical charges and does not generate any TFs at the output that may affect the next stage circuit, saving 4.89% area power delay product on average. Additionally, it exhibits lower sensitivity to process voltage temperature variations, enabling stable operation in harsh environmental conditions.</description><issn>0098-9886</issn><issn>1097-007X</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2024</creationdate><recordtype>article</recordtype><recordid>eNot0EFLwzAYxvEgCs4p-BFy9NL5pl2a5Fg23YQxBVcQPJQ0fbNVumUk2YY3P4Kf0U_ihp7-hweew4-QWwYDBpDem6gHwyGwM9JjoEQCIN7OSQ9AyURJmV-SqxA-AECmmeqR94LO3R47Om2Xq5-v79ctYkPLLnrduQN9cQf0dOx2dYfHde6aU8ptwBjownXo9SbSYhfd2sV2j3Smo1nRMYZ2ubkmF1Z3AW_-2yfl48NiNE1mz5OnUTFLDGMyJrKxGq1gUgnGBaa8tlCj4Npyy-tcKJVLGJrGZsqYxmTCWs1tCpwxm6VcZX1y9_drvAvBo622vl1r_1kxqE4o1RGlOqFkvydaWJo</recordid><startdate>20241216</startdate><enddate>20241216</enddate><creator>Qiu, Guoji</creator><creator>Bi, Dawei</creator><creator>Hu, Zhiyuan</creator><creator>Zhang, Zhengxuan</creator><scope>AAYXX</scope><scope>CITATION</scope><orcidid>https://orcid.org/0009-0003-2565-0608</orcidid></search><sort><creationdate>20241216</creationdate><title>A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design</title><author>Qiu, Guoji ; Bi, Dawei ; Hu, Zhiyuan ; Zhang, Zhengxuan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c118t-8dfaef71897157e25bf0be75af5f5b67996804cdf39ccdc37ffa5f20511f32593</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2024</creationdate><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>Qiu, Guoji</creatorcontrib><creatorcontrib>Bi, Dawei</creatorcontrib><creatorcontrib>Hu, Zhiyuan</creatorcontrib><creatorcontrib>Zhang, Zhengxuan</creatorcontrib><collection>CrossRef</collection><jtitle>International journal of circuit theory and applications</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Qiu, Guoji</au><au>Bi, Dawei</au><au>Hu, Zhiyuan</au><au>Zhang, Zhengxuan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design</atitle><jtitle>International journal of circuit theory and applications</jtitle><date>2024-12-16</date><risdate>2024</risdate><issn>0098-9886</issn><eissn>1097-007X</eissn><abstract>This paper introduces a novel High‐speed Ultralow power Double‐Node Upsets (DNU) Tolerant Automotive Latch (HUDTAL) fabricated in the 55‐nm CMOS technology. Through the integration of Muller‐C‐Element (MCE), Node‐Hardened MCE, CLK‐Gating MCE (CG‐MCE), and Transmission Gate techniques, the proposed latch can fully resist DNU. Compared with similar types of latches through simulation, the proposed latch has higher critical charges and does not generate any TFs at the output that may affect the next stage circuit, saving 4.89% area power delay product on average. Additionally, it exhibits lower sensitivity to process voltage temperature variations, enabling stable operation in harsh environmental conditions.</abstract><doi>10.1002/cta.4401</doi><orcidid>https://orcid.org/0009-0003-2565-0608</orcidid></addata></record>
fulltext fulltext
identifier ISSN: 0098-9886
ispartof International journal of circuit theory and applications, 2024-12
issn 0098-9886
1097-007X
language eng
recordid cdi_crossref_primary_10_1002_cta_4401
source Wiley Online Library Journals Frontfile Complete
title A Novel High‐Speed Ultralow Power Double‐Node‐Upsets Tolerant Automotive Latch Design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-02T02%3A36%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-crossref&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=A%20Novel%20High%E2%80%90Speed%20Ultralow%20Power%20Double%E2%80%90Node%E2%80%90Upsets%20Tolerant%20Automotive%20Latch%20Design&rft.jtitle=International%20journal%20of%20circuit%20theory%20and%20applications&rft.au=Qiu,%20Guoji&rft.date=2024-12-16&rft.issn=0098-9886&rft.eissn=1097-007X&rft_id=info:doi/10.1002/cta.4401&rft_dat=%3Ccrossref%3E10_1002_cta_4401%3C/crossref%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true