Time performance of Analog Pixel Test Structures with in-chip operational amplifier implemented in 65 nm CMOS imaging process

In the context of the CERN EP R&D on monolithic sensors and the ALICE ITS3 upgrade, the Tower Partners Semiconductor Co (TPSCo) 65 nm process has been qualified for use in high energy physics, and adopted for the ALICE ITS3 upgrade. An Analog Pixel Test Structure (APTS) featuring fast per pixel...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Rinella, Gianluca Aglieri, Aglietta, Luca, Antonelli, Matias, Barile, Francesco, Benotto, Franco, Beolè, Stefania Maria, Botta, Elena, Bruno, Giuseppe Eugenio, Carnesecchi, Francesca, Colella, Domenico, Colelli, Angelo, Contin, Giacomo, De Robertis, Giuseppe, Dumitrache, Florina, Elia, Domenico, Ferrero, Chiara, Fransen, Martin, Kluge, Alex, Kumar, Shyam, Lemoine, Corentin, Licciulli, Francesco, Lim, Bong-Hwi, Loddo, Flavio, Mager, Magnus, Marras, Davide, Martinengo, Paolo, Pastore, Cosimo, Patra, Rajendra Nath, Perciballi, Stefania, Piro, Francesco, Prino, Francesco, Ramello, Luciano, Ramos, Arianna Grisel Torres, Reidt, Felix, Russo, Roberto, Sarritzu, Valerio, Savino, Umberto, Schledewitz, David, Selina, Mariia, Senyukov, Serhiy, Sitta, Mario, Snoeys, Walter, Sonneveld, Jory, Suljic, Miljenko, Triloki, Triloki, Turcato, Andrea
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!