Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit
We investigate the State-Controlled Cellular Neural Network (SC-CNN) framework of Murali-Lakshmanan-Chua (MLC) circuit system subjected to two logical signals. By exploiting the attractors generated by this circuit in different regions of phase-space, we show that the nonlinear circuit is capable of...
Gespeichert in:
| Veröffentlicht in: | arXiv.org 2021-05 |
|---|---|
| Hauptverfasser: | , , , |
| Format: | Artikel |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | arXiv.org |
| container_volume | |
| creator | Ashokkumar, P M Sathish Aravindh Venkatesan, A Lakshmanan, M |
| description | We investigate the State-Controlled Cellular Neural Network (SC-CNN) framework of Murali-Lakshmanan-Chua (MLC) circuit system subjected to two logical signals. By exploiting the attractors generated by this circuit in different regions of phase-space, we show that the nonlinear circuit is capable of producing all the logic gates, namely OR, AND, NOR, NAND, Ex-OR and Ex-NOR gates available in digital systems. Further the circuit system emulates three-input gates and Set-Reset flip-flop logic as well. Moreover, all these logical elements and flip-flop are found to be tolerant to noise. These phenomena are also experimentally demonstrated. Thus our investigation to realize all logic gates and memory latch in a nonlinear circuit system paves the way to replace or complement the existing technology with a limited number of hardware. |
| doi_str_mv | 10.48550/arxiv.2105.14233 |
| format | Article |
| fullrecord | <record><control><sourceid>proquest_arxiv</sourceid><recordid>TN_cdi_arxiv_primary_2105_14233</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2535631151</sourcerecordid><originalsourceid>FETCH-LOGICAL-a521-1325f8150cbd6cef89b950c9649ce2510e1668dca778f64bbfb8a94b1170ca183</originalsourceid><addsrcrecordid>eNotkN9LwzAQx4MgOOb-AJ8M-NyZS5o0fZTiL5gTdO8lzZItI01m2orzr7fbfLnjvnzuOD4I3QCZ55Jzcq_Sj_ueUyB8Djll7AJNxgqZzCm9QrOu2xFCqCgo52yC7IdR3v2q3sWAo8XKe-zjxmm8Ub3psApr3Jo2pgP2qtdb7ALutwZ_Vlm1XGJtRn5cO0ada_fe4BCDd8GohN8WFdYu6cH11-jSKt-Z2X-fotXT46p6yRbvz6_VwyJTnEIGjHIrgRPdrIU2VpZNOQ6lyEttKAdiQAi51qoopBV509hGqjJvAAqiFUg2RbfnsycJ9T65VqVDfZRRn2SMxN2Z2Kf4NZiur3dxSGH8qaacccEAOLA_ZIJg7g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2535631151</pqid></control><display><type>article</type><title>Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit</title><source>arXiv.org</source><source>Free E- Journals</source><creator>Ashokkumar, P ; M Sathish Aravindh ; Venkatesan, A ; Lakshmanan, M</creator><creatorcontrib>Ashokkumar, P ; M Sathish Aravindh ; Venkatesan, A ; Lakshmanan, M</creatorcontrib><description>We investigate the State-Controlled Cellular Neural Network (SC-CNN) framework of Murali-Lakshmanan-Chua (MLC) circuit system subjected to two logical signals. By exploiting the attractors generated by this circuit in different regions of phase-space, we show that the nonlinear circuit is capable of producing all the logic gates, namely OR, AND, NOR, NAND, Ex-OR and Ex-NOR gates available in digital systems. Further the circuit system emulates three-input gates and Set-Reset flip-flop logic as well. Moreover, all these logical elements and flip-flop are found to be tolerant to noise. These phenomena are also experimentally demonstrated. Thus our investigation to realize all logic gates and memory latch in a nonlinear circuit system paves the way to replace or complement the existing technology with a limited number of hardware.</description><identifier>EISSN: 2331-8422</identifier><identifier>DOI: 10.48550/arxiv.2105.14233</identifier><language>eng</language><publisher>Ithaca: Cornell University Library, arXiv.org</publisher><subject>Artificial neural networks ; Cellular communication ; Computer Science - Emerging Technologies ; Digital systems ; Flip-flops ; Gates (circuits) ; Logic ; Logic circuits ; Logical elements ; Physics - Chaotic Dynamics</subject><ispartof>arXiv.org, 2021-05</ispartof><rights>2021. This work is published under http://creativecommons.org/licenses/by/4.0/ (the “License”). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><rights>http://creativecommons.org/licenses/by/4.0</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>228,230,780,784,885,27923</link.rule.ids><backlink>$$Uhttps://doi.org/10.1063/5.0046968$$DView published paper (Access to full text may be restricted)$$Hfree_for_read</backlink><backlink>$$Uhttps://doi.org/10.48550/arXiv.2105.14233$$DView paper in arXiv$$Hfree_for_read</backlink></links><search><creatorcontrib>Ashokkumar, P</creatorcontrib><creatorcontrib>M Sathish Aravindh</creatorcontrib><creatorcontrib>Venkatesan, A</creatorcontrib><creatorcontrib>Lakshmanan, M</creatorcontrib><title>Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit</title><title>arXiv.org</title><description>We investigate the State-Controlled Cellular Neural Network (SC-CNN) framework of Murali-Lakshmanan-Chua (MLC) circuit system subjected to two logical signals. By exploiting the attractors generated by this circuit in different regions of phase-space, we show that the nonlinear circuit is capable of producing all the logic gates, namely OR, AND, NOR, NAND, Ex-OR and Ex-NOR gates available in digital systems. Further the circuit system emulates three-input gates and Set-Reset flip-flop logic as well. Moreover, all these logical elements and flip-flop are found to be tolerant to noise. These phenomena are also experimentally demonstrated. Thus our investigation to realize all logic gates and memory latch in a nonlinear circuit system paves the way to replace or complement the existing technology with a limited number of hardware.</description><subject>Artificial neural networks</subject><subject>Cellular communication</subject><subject>Computer Science - Emerging Technologies</subject><subject>Digital systems</subject><subject>Flip-flops</subject><subject>Gates (circuits)</subject><subject>Logic</subject><subject>Logic circuits</subject><subject>Logical elements</subject><subject>Physics - Chaotic Dynamics</subject><issn>2331-8422</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2021</creationdate><recordtype>article</recordtype><sourceid>ABUWG</sourceid><sourceid>AFKRA</sourceid><sourceid>AZQEC</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><sourceid>GOX</sourceid><recordid>eNotkN9LwzAQx4MgOOb-AJ8M-NyZS5o0fZTiL5gTdO8lzZItI01m2orzr7fbfLnjvnzuOD4I3QCZ55Jzcq_Sj_ueUyB8Djll7AJNxgqZzCm9QrOu2xFCqCgo52yC7IdR3v2q3sWAo8XKe-zjxmm8Ub3psApr3Jo2pgP2qtdb7ALutwZ_Vlm1XGJtRn5cO0ada_fe4BCDd8GohN8WFdYu6cH11-jSKt-Z2X-fotXT46p6yRbvz6_VwyJTnEIGjHIrgRPdrIU2VpZNOQ6lyEttKAdiQAi51qoopBV509hGqjJvAAqiFUg2RbfnsycJ9T65VqVDfZRRn2SMxN2Z2Kf4NZiur3dxSGH8qaacccEAOLA_ZIJg7g</recordid><startdate>20210529</startdate><enddate>20210529</enddate><creator>Ashokkumar, P</creator><creator>M Sathish Aravindh</creator><creator>Venkatesan, A</creator><creator>Lakshmanan, M</creator><general>Cornell University Library, arXiv.org</general><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>HCIFZ</scope><scope>L6V</scope><scope>M7S</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>PTHSS</scope><scope>AKY</scope><scope>ALA</scope><scope>GOX</scope></search><sort><creationdate>20210529</creationdate><title>Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit</title><author>Ashokkumar, P ; M Sathish Aravindh ; Venkatesan, A ; Lakshmanan, M</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a521-1325f8150cbd6cef89b950c9649ce2510e1668dca778f64bbfb8a94b1170ca183</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2021</creationdate><topic>Artificial neural networks</topic><topic>Cellular communication</topic><topic>Computer Science - Emerging Technologies</topic><topic>Digital systems</topic><topic>Flip-flops</topic><topic>Gates (circuits)</topic><topic>Logic</topic><topic>Logic circuits</topic><topic>Logical elements</topic><topic>Physics - Chaotic Dynamics</topic><toplevel>online_resources</toplevel><creatorcontrib>Ashokkumar, P</creatorcontrib><creatorcontrib>M Sathish Aravindh</creatorcontrib><creatorcontrib>Venkatesan, A</creatorcontrib><creatorcontrib>Lakshmanan, M</creatorcontrib><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science & Engineering Collection</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>SciTech Premium Collection</collection><collection>ProQuest Engineering Collection</collection><collection>Engineering Database</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>Engineering Collection</collection><collection>arXiv Computer Science</collection><collection>arXiv Nonlinear Science</collection><collection>arXiv.org</collection><jtitle>arXiv.org</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Ashokkumar, P</au><au>M Sathish Aravindh</au><au>Venkatesan, A</au><au>Lakshmanan, M</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit</atitle><jtitle>arXiv.org</jtitle><date>2021-05-29</date><risdate>2021</risdate><eissn>2331-8422</eissn><abstract>We investigate the State-Controlled Cellular Neural Network (SC-CNN) framework of Murali-Lakshmanan-Chua (MLC) circuit system subjected to two logical signals. By exploiting the attractors generated by this circuit in different regions of phase-space, we show that the nonlinear circuit is capable of producing all the logic gates, namely OR, AND, NOR, NAND, Ex-OR and Ex-NOR gates available in digital systems. Further the circuit system emulates three-input gates and Set-Reset flip-flop logic as well. Moreover, all these logical elements and flip-flop are found to be tolerant to noise. These phenomena are also experimentally demonstrated. Thus our investigation to realize all logic gates and memory latch in a nonlinear circuit system paves the way to replace or complement the existing technology with a limited number of hardware.</abstract><cop>Ithaca</cop><pub>Cornell University Library, arXiv.org</pub><doi>10.48550/arxiv.2105.14233</doi><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext |
| identifier | EISSN: 2331-8422 |
| ispartof | arXiv.org, 2021-05 |
| issn | 2331-8422 |
| language | eng |
| recordid | cdi_arxiv_primary_2105_14233 |
| source | arXiv.org; Free E- Journals |
| subjects | Artificial neural networks Cellular communication Computer Science - Emerging Technologies Digital systems Flip-flops Gates (circuits) Logic Logic circuits Logical elements Physics - Chaotic Dynamics |
| title | Realization of all logic gates and memory latch in the SC-CNN cell of the simple nonlinear MLC circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T03%3A05%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_arxiv&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Realization%20of%20all%20logic%20gates%20and%20memory%20latch%20in%20the%20SC-CNN%20cell%20of%20the%20simple%20nonlinear%20MLC%20circuit&rft.jtitle=arXiv.org&rft.au=Ashokkumar,%20P&rft.date=2021-05-29&rft.eissn=2331-8422&rft_id=info:doi/10.48550/arxiv.2105.14233&rft_dat=%3Cproquest_arxiv%3E2535631151%3C/proquest_arxiv%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2535631151&rft_id=info:pmid/&rfr_iscdi=true |