Demystifying Memory Access Patterns of FPGA-Based Graph Processing Accelerators

Recent advances in reprogrammable hardware (e.g., FPGAs) and memory technology (e.g., DDR4, HBM) promise to solve performance problems inherent to graph processing like irregular memory access patterns on traditional hardware (e.g., CPU). While several of these graph accelerators were proposed in re...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Dann, Jonas, Ritter, Daniel, Fröning, Holger
Format:	Artikel
Sprache:	eng
Schlagworte:	Computer Science - Databases Computer Science - Hardware Architecture
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!