UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation
Despite all the available commercial and open-source frameworks to ease deploying FPGAs in accelerating applications, the current schemes fail to support sharing multiple accelerators among various applications. There are three main features that an accelerator sharing scheme requires to support: ex...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Rezaei, Siavash Bozorgzadeh, Eli Kim, Kanghee |
description | Despite all the available commercial and open-source frameworks to ease
deploying FPGAs in accelerating applications, the current schemes fail to
support sharing multiple accelerators among various applications. There are
three main features that an accelerator sharing scheme requires to support:
exploiting dynamic parallelism of multiple accelerators for a single
application, sharing accelerators among multiple applications, and providing a
non-blocking congestion-free environment for applications to invoke the
accelerators. In this paper, we developed a scalable fully functional hardware
controller, called UltraShare, with a supporting software stack that provides a
dynamic accelerator sharing scheme through an accelerators grouping mechanism.
UltraShare allows software applications to fully utilize FPGA accelerators in a
non-blocking congestion-free environment. Our experimental results for a simple
scenario of a combination of three streaming accelerators invocation show an
improvement of up to 8x in throughput of the accelerators by removing
accelerators idle times. |
doi_str_mv | 10.48550/arxiv.1910.00197 |
format | Article |
fullrecord | <record><control><sourceid>arxiv_GOX</sourceid><recordid>TN_cdi_arxiv_primary_1910_00197</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1910_00197</sourcerecordid><originalsourceid>FETCH-LOGICAL-a677-bb8e89407d6f3c10c2901a55d69731bc6c990a70074e72637d41bc327db93de83</originalsourceid><addsrcrecordid>eNotj81qAjEURrPpQmwfwJV5gbE3k5ncSXfBVlsQLFTXw82PGogzJQ6lvn3Vuvrg8HHgMDYRMKuauoZnyr_xZyb0BQAIjSNmtmnI9HWgHF744nNpCkun4PnruaNjdNw4F1LINPSZX1-x23PqPDcp9Y6G2HeP7GFH6RSe7jtmm8XbZv5erNbLj7lZFaQQC2ub0OgK0KuddAJcqUFQXXulUQrrlNMaCAGwClgqib66UFmit1r60Mgxm_5rbw3td45Hyuf22tLeWuQfl91CqQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation</title><source>arXiv.org</source><creator>Rezaei, Siavash ; Bozorgzadeh, Eli ; Kim, Kanghee</creator><creatorcontrib>Rezaei, Siavash ; Bozorgzadeh, Eli ; Kim, Kanghee</creatorcontrib><description>Despite all the available commercial and open-source frameworks to ease
deploying FPGAs in accelerating applications, the current schemes fail to
support sharing multiple accelerators among various applications. There are
three main features that an accelerator sharing scheme requires to support:
exploiting dynamic parallelism of multiple accelerators for a single
application, sharing accelerators among multiple applications, and providing a
non-blocking congestion-free environment for applications to invoke the
accelerators. In this paper, we developed a scalable fully functional hardware
controller, called UltraShare, with a supporting software stack that provides a
dynamic accelerator sharing scheme through an accelerators grouping mechanism.
UltraShare allows software applications to fully utilize FPGA accelerators in a
non-blocking congestion-free environment. Our experimental results for a simple
scenario of a combination of three streaming accelerators invocation show an
improvement of up to 8x in throughput of the accelerators by removing
accelerators idle times.</description><identifier>DOI: 10.48550/arxiv.1910.00197</identifier><language>eng</language><subject>Computer Science - Hardware Architecture</subject><creationdate>2019-10</creationdate><rights>http://arxiv.org/licenses/nonexclusive-distrib/1.0</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>228,230,780,885</link.rule.ids><linktorsrc>$$Uhttps://arxiv.org/abs/1910.00197$$EView_record_in_Cornell_University$$FView_record_in_$$GCornell_University$$Hfree_for_read</linktorsrc><backlink>$$Uhttps://doi.org/10.48550/arXiv.1910.00197$$DView paper in arXiv$$Hfree_for_read</backlink></links><search><creatorcontrib>Rezaei, Siavash</creatorcontrib><creatorcontrib>Bozorgzadeh, Eli</creatorcontrib><creatorcontrib>Kim, Kanghee</creatorcontrib><title>UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation</title><description>Despite all the available commercial and open-source frameworks to ease
deploying FPGAs in accelerating applications, the current schemes fail to
support sharing multiple accelerators among various applications. There are
three main features that an accelerator sharing scheme requires to support:
exploiting dynamic parallelism of multiple accelerators for a single
application, sharing accelerators among multiple applications, and providing a
non-blocking congestion-free environment for applications to invoke the
accelerators. In this paper, we developed a scalable fully functional hardware
controller, called UltraShare, with a supporting software stack that provides a
dynamic accelerator sharing scheme through an accelerators grouping mechanism.
UltraShare allows software applications to fully utilize FPGA accelerators in a
non-blocking congestion-free environment. Our experimental results for a simple
scenario of a combination of three streaming accelerators invocation show an
improvement of up to 8x in throughput of the accelerators by removing
accelerators idle times.</description><subject>Computer Science - Hardware Architecture</subject><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2019</creationdate><recordtype>article</recordtype><sourceid>GOX</sourceid><recordid>eNotj81qAjEURrPpQmwfwJV5gbE3k5ncSXfBVlsQLFTXw82PGogzJQ6lvn3Vuvrg8HHgMDYRMKuauoZnyr_xZyb0BQAIjSNmtmnI9HWgHF744nNpCkun4PnruaNjdNw4F1LINPSZX1-x23PqPDcp9Y6G2HeP7GFH6RSe7jtmm8XbZv5erNbLj7lZFaQQC2ub0OgK0KuddAJcqUFQXXulUQrrlNMaCAGwClgqib66UFmit1r60Mgxm_5rbw3td45Hyuf22tLeWuQfl91CqQ</recordid><startdate>20191001</startdate><enddate>20191001</enddate><creator>Rezaei, Siavash</creator><creator>Bozorgzadeh, Eli</creator><creator>Kim, Kanghee</creator><scope>AKY</scope><scope>GOX</scope></search><sort><creationdate>20191001</creationdate><title>UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation</title><author>Rezaei, Siavash ; Bozorgzadeh, Eli ; Kim, Kanghee</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a677-bb8e89407d6f3c10c2901a55d69731bc6c990a70074e72637d41bc327db93de83</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2019</creationdate><topic>Computer Science - Hardware Architecture</topic><toplevel>online_resources</toplevel><creatorcontrib>Rezaei, Siavash</creatorcontrib><creatorcontrib>Bozorgzadeh, Eli</creatorcontrib><creatorcontrib>Kim, Kanghee</creatorcontrib><collection>arXiv Computer Science</collection><collection>arXiv.org</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rezaei, Siavash</au><au>Bozorgzadeh, Eli</au><au>Kim, Kanghee</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation</atitle><date>2019-10-01</date><risdate>2019</risdate><abstract>Despite all the available commercial and open-source frameworks to ease
deploying FPGAs in accelerating applications, the current schemes fail to
support sharing multiple accelerators among various applications. There are
three main features that an accelerator sharing scheme requires to support:
exploiting dynamic parallelism of multiple accelerators for a single
application, sharing accelerators among multiple applications, and providing a
non-blocking congestion-free environment for applications to invoke the
accelerators. In this paper, we developed a scalable fully functional hardware
controller, called UltraShare, with a supporting software stack that provides a
dynamic accelerator sharing scheme through an accelerators grouping mechanism.
UltraShare allows software applications to fully utilize FPGA accelerators in a
non-blocking congestion-free environment. Our experimental results for a simple
scenario of a combination of three streaming accelerators invocation show an
improvement of up to 8x in throughput of the accelerators by removing
accelerators idle times.</abstract><doi>10.48550/arxiv.1910.00197</doi><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | DOI: 10.48550/arxiv.1910.00197 |
ispartof | |
issn | |
language | eng |
recordid | cdi_arxiv_primary_1910_00197 |
source | arXiv.org |
subjects | Computer Science - Hardware Architecture |
title | UltraShare: FPGA-based Dynamic Accelerator Sharing and Allocation |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T17%3A20%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-arxiv_GOX&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=UltraShare:%20FPGA-based%20Dynamic%20Accelerator%20Sharing%20and%20Allocation&rft.au=Rezaei,%20Siavash&rft.date=2019-10-01&rft_id=info:doi/10.48550/arxiv.1910.00197&rft_dat=%3Carxiv_GOX%3E1910_00197%3C/arxiv_GOX%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |