Energy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks

Multichip systems with memory stacks and various processing chips are at the heart of platform based designs such as servers and embedded systems. Full utilization of the benefits of these integrated multichip systems need a seamless, and scalable in-package interconnection framework. However, state...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shamim, Md Shahriar, Ahmed, M Meraj, Mansoor, Naseef, Ganguly, Amlan
Format: Artikel
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Shamim, Md Shahriar
Ahmed, M Meraj
Mansoor, Naseef
Ganguly, Amlan
description Multichip systems with memory stacks and various processing chips are at the heart of platform based designs such as servers and embedded systems. Full utilization of the benefits of these integrated multichip systems need a seamless, and scalable in-package interconnection framework. However, state-of-the-art inter-chip communication requires long wireline channels which increases energy consumption and latency while decreasing data bandwidth. Here, we propose the design of an energy-efficient, seamless wireless interconnection network for multichip systems. We demonstrate with cycle-accurate simulations that such a design reduces the energy consumption and latency while increasing the bandwidth in comparison to modern multichip integration systems.
doi_str_mv 10.48550/arxiv.1709.07529
format Article
fullrecord <record><control><sourceid>arxiv_GOX</sourceid><recordid>TN_cdi_arxiv_primary_1709_07529</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1709_07529</sourcerecordid><originalsourceid>FETCH-LOGICAL-a679-b09a7da57d8b125d9d137e10f0b6a5dd3b85017d6e923fac3e563246bc5cca063</originalsourceid><addsrcrecordid>eNotz71OwzAcBHAvDKjwAEz4BRLsuLbjEVUpVGrF0EqMkWP_nVrNl2xDydtTSqfTDXfSD6EnSvJlyTl50eHHf-dUEpUTyQt1j9pqgNDOWeWcNx6GhD99gA5ixJshQTDjMIBJfhzwOugezmM4YTcGvPvqkjdHP-H9HBP0EZ99Ol5G2aTNSbeAd9CPYcb7dOnxAd053UV4vOUCHdbVYfWebT_eNqvXbaaFVFlDlJZWc2nLhhbcKkuZBEocaYTm1rKm5IRKK0AVzGnDgAtWLEVjuDGaCLZAz_-3V2k9Bd_rMNd_4voqZr8rm1Mh</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Energy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks</title><source>arXiv.org</source><creator>Shamim, Md Shahriar ; Ahmed, M Meraj ; Mansoor, Naseef ; Ganguly, Amlan</creator><creatorcontrib>Shamim, Md Shahriar ; Ahmed, M Meraj ; Mansoor, Naseef ; Ganguly, Amlan</creatorcontrib><description>Multichip systems with memory stacks and various processing chips are at the heart of platform based designs such as servers and embedded systems. Full utilization of the benefits of these integrated multichip systems need a seamless, and scalable in-package interconnection framework. However, state-of-the-art inter-chip communication requires long wireline channels which increases energy consumption and latency while decreasing data bandwidth. Here, we propose the design of an energy-efficient, seamless wireless interconnection network for multichip systems. We demonstrate with cycle-accurate simulations that such a design reduces the energy consumption and latency while increasing the bandwidth in comparison to modern multichip integration systems.</description><identifier>DOI: 10.48550/arxiv.1709.07529</identifier><language>eng</language><subject>Computer Science - Hardware Architecture</subject><creationdate>2017-09</creationdate><rights>http://arxiv.org/licenses/nonexclusive-distrib/1.0</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>228,230,780,885</link.rule.ids><linktorsrc>$$Uhttps://arxiv.org/abs/1709.07529$$EView_record_in_Cornell_University$$FView_record_in_$$GCornell_University$$Hfree_for_read</linktorsrc><backlink>$$Uhttps://doi.org/10.48550/arXiv.1709.07529$$DView paper in arXiv$$Hfree_for_read</backlink></links><search><creatorcontrib>Shamim, Md Shahriar</creatorcontrib><creatorcontrib>Ahmed, M Meraj</creatorcontrib><creatorcontrib>Mansoor, Naseef</creatorcontrib><creatorcontrib>Ganguly, Amlan</creatorcontrib><title>Energy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks</title><description>Multichip systems with memory stacks and various processing chips are at the heart of platform based designs such as servers and embedded systems. Full utilization of the benefits of these integrated multichip systems need a seamless, and scalable in-package interconnection framework. However, state-of-the-art inter-chip communication requires long wireline channels which increases energy consumption and latency while decreasing data bandwidth. Here, we propose the design of an energy-efficient, seamless wireless interconnection network for multichip systems. We demonstrate with cycle-accurate simulations that such a design reduces the energy consumption and latency while increasing the bandwidth in comparison to modern multichip integration systems.</description><subject>Computer Science - Hardware Architecture</subject><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2017</creationdate><recordtype>article</recordtype><sourceid>GOX</sourceid><recordid>eNotz71OwzAcBHAvDKjwAEz4BRLsuLbjEVUpVGrF0EqMkWP_nVrNl2xDydtTSqfTDXfSD6EnSvJlyTl50eHHf-dUEpUTyQt1j9pqgNDOWeWcNx6GhD99gA5ixJshQTDjMIBJfhzwOugezmM4YTcGvPvqkjdHP-H9HBP0EZ99Ol5G2aTNSbeAd9CPYcb7dOnxAd053UV4vOUCHdbVYfWebT_eNqvXbaaFVFlDlJZWc2nLhhbcKkuZBEocaYTm1rKm5IRKK0AVzGnDgAtWLEVjuDGaCLZAz_-3V2k9Bd_rMNd_4voqZr8rm1Mh</recordid><startdate>20170921</startdate><enddate>20170921</enddate><creator>Shamim, Md Shahriar</creator><creator>Ahmed, M Meraj</creator><creator>Mansoor, Naseef</creator><creator>Ganguly, Amlan</creator><scope>AKY</scope><scope>GOX</scope></search><sort><creationdate>20170921</creationdate><title>Energy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks</title><author>Shamim, Md Shahriar ; Ahmed, M Meraj ; Mansoor, Naseef ; Ganguly, Amlan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a679-b09a7da57d8b125d9d137e10f0b6a5dd3b85017d6e923fac3e563246bc5cca063</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2017</creationdate><topic>Computer Science - Hardware Architecture</topic><toplevel>online_resources</toplevel><creatorcontrib>Shamim, Md Shahriar</creatorcontrib><creatorcontrib>Ahmed, M Meraj</creatorcontrib><creatorcontrib>Mansoor, Naseef</creatorcontrib><creatorcontrib>Ganguly, Amlan</creatorcontrib><collection>arXiv Computer Science</collection><collection>arXiv.org</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shamim, Md Shahriar</au><au>Ahmed, M Meraj</au><au>Mansoor, Naseef</au><au>Ganguly, Amlan</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Energy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks</atitle><date>2017-09-21</date><risdate>2017</risdate><abstract>Multichip systems with memory stacks and various processing chips are at the heart of platform based designs such as servers and embedded systems. Full utilization of the benefits of these integrated multichip systems need a seamless, and scalable in-package interconnection framework. However, state-of-the-art inter-chip communication requires long wireline channels which increases energy consumption and latency while decreasing data bandwidth. Here, we propose the design of an energy-efficient, seamless wireless interconnection network for multichip systems. We demonstrate with cycle-accurate simulations that such a design reduces the energy consumption and latency while increasing the bandwidth in comparison to modern multichip integration systems.</abstract><doi>10.48550/arxiv.1709.07529</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier DOI: 10.48550/arxiv.1709.07529
ispartof
issn
language eng
recordid cdi_arxiv_primary_1709_07529
source arXiv.org
subjects Computer Science - Hardware Architecture
title Energy-Efficient Wireless Interconnection Framework for Multichip Systems with In-package Memory Stacks
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T06%3A10%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-arxiv_GOX&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Energy-Efficient%20Wireless%20Interconnection%20Framework%20for%20Multichip%20Systems%20with%20In-package%20Memory%20Stacks&rft.au=Shamim,%20Md%20Shahriar&rft.date=2017-09-21&rft_id=info:doi/10.48550/arxiv.1709.07529&rft_dat=%3Carxiv_GOX%3E1709_07529%3C/arxiv_GOX%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true