CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique
In this paper, for the first time, we introduce a cache property called the Intersection Property that helps to reduce singlepass simulation time in a manner similar to inclusion property. An intersection property defines conditions that if met, prove a particular element exists in larger caches, th...
Gespeichert in:
Veröffentlicht in: | arXiv.org 2015-08 |
---|---|
Hauptverfasser: | , , |
Format: | Artikel |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | arXiv.org |
container_volume | |
creator | Haque, Mohammad Shihabul Peddersen, Jorgen Parameswaran, Sri |
description | In this paper, for the first time, we introduce a cache property called the Intersection Property that helps to reduce singlepass simulation time in a manner similar to inclusion property. An intersection property defines conditions that if met, prove a particular element exists in larger caches, thus avoiding further search time. We have discussed three such intersection properties for caches using the FIFO replacement policy in this paper. A rapid singlepass FIFO cache simulator CIPARSim has also been proposed. CIPARSim is the first singlepass simulator dependent on the FIFO cache properties to reduce simulation time significantly. CIPARSim simulation time was up to 5 times faster compared to the state of the art singlepass FIFO cache simulator for the cache configurations tested. CIPARSim produces the cache hit and miss rates of an application accurately on various cache configurations. During simulation, CIPARSim intersection properties alone predict up to 90% of the total hits, reducing simulationtime immensely |
doi_str_mv | 10.48550/arxiv.1506.03186 |
format | Article |
fullrecord | <record><control><sourceid>proquest_arxiv</sourceid><recordid>TN_cdi_arxiv_primary_1506_03186</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2083257166</sourcerecordid><originalsourceid>FETCH-LOGICAL-a526-e707867e00c28676ff973c553163c50ad6bfc7516918be0af41b133c6b7c059b3</originalsourceid><addsrcrecordid>eNotkEFrwjAcxcNgMHF-gJ0W2LndP4lJ6m6lrFtBUNR7l8Z0RmrbJXXMb2-mnt7lvcfvPYSeCMTThHN4Ve7P_saEg4iBkUTcoRFljETJlNIHNPF-DwBUSMo5G6GvrFimq7U9vOFM6Z3BRTsY540ebNfipet644YTTr23fjBbvFK93eK1bb8bE_XKe5wX-eKWDTXHRl2SG6N3rf05mkd0X6vGm8lNx2iTv2-yz2i--CiydB4pTkVkJMhESAOgaVBR1zPJdCAkIgiorahqLTkRM5JUBlQ9JRVhTItKauCzio3R87X2Mr_snT0odyr_bygvNwTHy9XRuy5w-aHcd0fXBqaSQsIol0QIdgbIZl61</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2083257166</pqid></control><display><type>article</type><title>CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique</title><source>arXiv.org</source><source>Free E- Journals</source><creator>Haque, Mohammad Shihabul ; Peddersen, Jorgen ; Parameswaran, Sri</creator><creatorcontrib>Haque, Mohammad Shihabul ; Peddersen, Jorgen ; Parameswaran, Sri</creatorcontrib><description>In this paper, for the first time, we introduce a cache property called the Intersection Property that helps to reduce singlepass simulation time in a manner similar to inclusion property. An intersection property defines conditions that if met, prove a particular element exists in larger caches, thus avoiding further search time. We have discussed three such intersection properties for caches using the FIFO replacement policy in this paper. A rapid singlepass FIFO cache simulator CIPARSim has also been proposed. CIPARSim is the first singlepass simulator dependent on the FIFO cache properties to reduce simulation time significantly. CIPARSim simulation time was up to 5 times faster compared to the state of the art singlepass FIFO cache simulator for the cache configurations tested. CIPARSim produces the cache hit and miss rates of an application accurately on various cache configurations. During simulation, CIPARSim intersection properties alone predict up to 90% of the total hits, reducing simulationtime immensely</description><identifier>EISSN: 2331-8422</identifier><identifier>DOI: 10.48550/arxiv.1506.03186</identifier><language>eng</language><publisher>Ithaca: Cornell University Library, arXiv.org</publisher><subject>Computer Science - Hardware Architecture ; Configurations ; Properties (attributes) ; Simulation</subject><ispartof>arXiv.org, 2015-08</ispartof><rights>2015. This work is published under http://arxiv.org/licenses/nonexclusive-distrib/1.0/ (the “License”). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><rights>http://arxiv.org/licenses/nonexclusive-distrib/1.0</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>228,230,776,780,881,27904</link.rule.ids><backlink>$$Uhttps://doi.org/10.48550/arXiv.1506.03186$$DView paper in arXiv$$Hfree_for_read</backlink><backlink>$$Uhttps://doi.org/10.1109/ICCAD.2011.6105316$$DView published paper (Access to full text may be restricted)$$Hfree_for_read</backlink></links><search><creatorcontrib>Haque, Mohammad Shihabul</creatorcontrib><creatorcontrib>Peddersen, Jorgen</creatorcontrib><creatorcontrib>Parameswaran, Sri</creatorcontrib><title>CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique</title><title>arXiv.org</title><description>In this paper, for the first time, we introduce a cache property called the Intersection Property that helps to reduce singlepass simulation time in a manner similar to inclusion property. An intersection property defines conditions that if met, prove a particular element exists in larger caches, thus avoiding further search time. We have discussed three such intersection properties for caches using the FIFO replacement policy in this paper. A rapid singlepass FIFO cache simulator CIPARSim has also been proposed. CIPARSim is the first singlepass simulator dependent on the FIFO cache properties to reduce simulation time significantly. CIPARSim simulation time was up to 5 times faster compared to the state of the art singlepass FIFO cache simulator for the cache configurations tested. CIPARSim produces the cache hit and miss rates of an application accurately on various cache configurations. During simulation, CIPARSim intersection properties alone predict up to 90% of the total hits, reducing simulationtime immensely</description><subject>Computer Science - Hardware Architecture</subject><subject>Configurations</subject><subject>Properties (attributes)</subject><subject>Simulation</subject><issn>2331-8422</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2015</creationdate><recordtype>article</recordtype><sourceid>ABUWG</sourceid><sourceid>AFKRA</sourceid><sourceid>AZQEC</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><sourceid>GOX</sourceid><recordid>eNotkEFrwjAcxcNgMHF-gJ0W2LndP4lJ6m6lrFtBUNR7l8Z0RmrbJXXMb2-mnt7lvcfvPYSeCMTThHN4Ve7P_saEg4iBkUTcoRFljETJlNIHNPF-DwBUSMo5G6GvrFimq7U9vOFM6Z3BRTsY540ebNfipet644YTTr23fjBbvFK93eK1bb8bE_XKe5wX-eKWDTXHRl2SG6N3rf05mkd0X6vGm8lNx2iTv2-yz2i--CiydB4pTkVkJMhESAOgaVBR1zPJdCAkIgiorahqLTkRM5JUBlQ9JRVhTItKauCzio3R87X2Mr_snT0odyr_bygvNwTHy9XRuy5w-aHcd0fXBqaSQsIol0QIdgbIZl61</recordid><startdate>20150831</startdate><enddate>20150831</enddate><creator>Haque, Mohammad Shihabul</creator><creator>Peddersen, Jorgen</creator><creator>Parameswaran, Sri</creator><general>Cornell University Library, arXiv.org</general><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>HCIFZ</scope><scope>L6V</scope><scope>M7S</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>PTHSS</scope><scope>AKY</scope><scope>GOX</scope></search><sort><creationdate>20150831</creationdate><title>CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique</title><author>Haque, Mohammad Shihabul ; Peddersen, Jorgen ; Parameswaran, Sri</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a526-e707867e00c28676ff973c553163c50ad6bfc7516918be0af41b133c6b7c059b3</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2015</creationdate><topic>Computer Science - Hardware Architecture</topic><topic>Configurations</topic><topic>Properties (attributes)</topic><topic>Simulation</topic><toplevel>online_resources</toplevel><creatorcontrib>Haque, Mohammad Shihabul</creatorcontrib><creatorcontrib>Peddersen, Jorgen</creatorcontrib><creatorcontrib>Parameswaran, Sri</creatorcontrib><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science & Engineering Collection</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>SciTech Premium Collection</collection><collection>ProQuest Engineering Collection</collection><collection>Engineering Database</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>Engineering Collection</collection><collection>arXiv Computer Science</collection><collection>arXiv.org</collection><jtitle>arXiv.org</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Haque, Mohammad Shihabul</au><au>Peddersen, Jorgen</au><au>Parameswaran, Sri</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique</atitle><jtitle>arXiv.org</jtitle><date>2015-08-31</date><risdate>2015</risdate><eissn>2331-8422</eissn><abstract>In this paper, for the first time, we introduce a cache property called the Intersection Property that helps to reduce singlepass simulation time in a manner similar to inclusion property. An intersection property defines conditions that if met, prove a particular element exists in larger caches, thus avoiding further search time. We have discussed three such intersection properties for caches using the FIFO replacement policy in this paper. A rapid singlepass FIFO cache simulator CIPARSim has also been proposed. CIPARSim is the first singlepass simulator dependent on the FIFO cache properties to reduce simulation time significantly. CIPARSim simulation time was up to 5 times faster compared to the state of the art singlepass FIFO cache simulator for the cache configurations tested. CIPARSim produces the cache hit and miss rates of an application accurately on various cache configurations. During simulation, CIPARSim intersection properties alone predict up to 90% of the total hits, reducing simulationtime immensely</abstract><cop>Ithaca</cop><pub>Cornell University Library, arXiv.org</pub><doi>10.48550/arxiv.1506.03186</doi><oa>free_for_read</oa></addata></record> |
fulltext | fulltext |
identifier | EISSN: 2331-8422 |
ispartof | arXiv.org, 2015-08 |
issn | 2331-8422 |
language | eng |
recordid | cdi_arxiv_primary_1506_03186 |
source | arXiv.org; Free E- Journals |
subjects | Computer Science - Hardware Architecture Configurations Properties (attributes) Simulation |
title | CIPARSim: Cache Intersection Property Assisted Rapid Single-pass FIFO Cache Simulation Technique |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T12%3A36%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_arxiv&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=CIPARSim:%20Cache%20Intersection%20Property%20Assisted%20Rapid%20Single-pass%20FIFO%20Cache%20Simulation%20Technique&rft.jtitle=arXiv.org&rft.au=Haque,%20Mohammad%20Shihabul&rft.date=2015-08-31&rft.eissn=2331-8422&rft_id=info:doi/10.48550/arxiv.1506.03186&rft_dat=%3Cproquest_arxiv%3E2083257166%3C/proquest_arxiv%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2083257166&rft_id=info:pmid/&rfr_iscdi=true |