Low Power Reversible Parallel Binary Adder/Subtractor

Low Power Reversible Parallel Binary Adder/Subtractor

In recent years, Reversible Logic is becoming more and more prominent technology having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Reversibility plays an important role when energy efficient computations are considered. In this paper, Reversible eig...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:arXiv.org 2010-09
Hauptverfasser: Rangaraju, H G, Venugopal, U, Muralidhara, K N, Raja, K B
Format: Artikel
Sprache:eng
Schlagworte:
Adding circuits
CMOS
Computer Science - Performance
Garbage
Nanotechnology
Quantum computing
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title arXiv.org
container_volume
creator Rangaraju, H G
Venugopal, U
Muralidhara, K N
Raja, K B
description In recent years, Reversible Logic is becoming more and more prominent technology having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Reversibility plays an important role when energy efficient computations are considered. In this paper, Reversible eight-bit Parallel Binary Adder/Subtractor with Design I, Design II and Design III are proposed. In all the three design approaches, the full Adder and Subtractors are realized in a single unit as compared to only full Subtractor in the existing design. The performance analysis is verified using number reversible gates, Garbage input/outputs and Quantum Cost. It is observed that Reversible eight-bit Parallel Binary Adder/Subtractor with Design III is efficient compared to Design I, Design II and existing design.
doi_str_mv 10.48550/arxiv.1009.6218
format Article
fullrecord <record><control><sourceid>proquest_arxiv</sourceid><recordid>TN_cdi_arxiv_primary_1009_6218</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>2087095000</sourcerecordid><originalsourceid>FETCH-LOGICAL-a510-f1a2b42ab00c3cfe4099b55ba6b347af54af7ac77581920cb73b5d5b4fc27b853</originalsourceid><addsrcrecordid>eNotj01Lw0AURQdBsNTuXUnAddI3Hy8zWdaiVghYtPvwZjIDKbGpk6bVf29qXd3N4XIOY3ccMmUQYU7xuzlmHKDIcsHNFZsIKXlqlBA3bNb3WwAQuRaIcsKw7E7Jujv5mLz7o499Y1ufrClS2_o2eWx2FH-SRV37OP8Y7CGSO3Txll0Hans_-98p2zw_bZartHx7eV0uypSQQxo4CasEWQAnXfAKisIiWsqtVJoCKgqanNZoeCHAWS0t1mhVcEJbg3LK7i-3f0nVPjafo011TqvOaSPwcAH2sfsafH-ott0Qd6NSJcBoKHBslb8kn1Bc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype><pqid>2087095000</pqid></control><display><type>article</type><title>Low Power Reversible Parallel Binary Adder/Subtractor</title><source>arXiv.org</source><source>Free E- Journals</source><creator>Rangaraju, H G ; Venugopal, U ; Muralidhara, K N ; Raja, K B</creator><creatorcontrib>Rangaraju, H G ; Venugopal, U ; Muralidhara, K N ; Raja, K B</creatorcontrib><description>In recent years, Reversible Logic is becoming more and more prominent technology having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Reversibility plays an important role when energy efficient computations are considered. In this paper, Reversible eight-bit Parallel Binary Adder/Subtractor with Design I, Design II and Design III are proposed. In all the three design approaches, the full Adder and Subtractors are realized in a single unit as compared to only full Subtractor in the existing design. The performance analysis is verified using number reversible gates, Garbage input/outputs and Quantum Cost. It is observed that Reversible eight-bit Parallel Binary Adder/Subtractor with Design III is efficient compared to Design I, Design II and existing design.</description><identifier>EISSN: 2331-8422</identifier><identifier>DOI: 10.48550/arxiv.1009.6218</identifier><language>eng</language><publisher>Ithaca: Cornell University Library, arXiv.org</publisher><subject>Adding circuits ; CMOS ; Computer Science - Performance ; Garbage ; Nanotechnology ; Quantum computing</subject><ispartof>arXiv.org, 2010-09</ispartof><rights>2010. This work is published under http://arxiv.org/licenses/nonexclusive-distrib/1.0/ (the “License”). Notwithstanding the ProQuest Terms and Conditions, you may use this content in accordance with the terms of the License.</rights><rights>http://arxiv.org/licenses/nonexclusive-distrib/1.0</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>228,230,776,780,881,27904</link.rule.ids><backlink>$$Uhttps://doi.org/10.5121/vlsic.2010.1303$$DView published paper (Access to full text may be restricted)$$Hfree_for_read</backlink><backlink>$$Uhttps://doi.org/10.48550/arXiv.1009.6218$$DView paper in arXiv$$Hfree_for_read</backlink></links><search><creatorcontrib>Rangaraju, H G</creatorcontrib><creatorcontrib>Venugopal, U</creatorcontrib><creatorcontrib>Muralidhara, K N</creatorcontrib><creatorcontrib>Raja, K B</creatorcontrib><title>Low Power Reversible Parallel Binary Adder/Subtractor</title><title>arXiv.org</title><description>In recent years, Reversible Logic is becoming more and more prominent technology having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Reversibility plays an important role when energy efficient computations are considered. In this paper, Reversible eight-bit Parallel Binary Adder/Subtractor with Design I, Design II and Design III are proposed. In all the three design approaches, the full Adder and Subtractors are realized in a single unit as compared to only full Subtractor in the existing design. The performance analysis is verified using number reversible gates, Garbage input/outputs and Quantum Cost. It is observed that Reversible eight-bit Parallel Binary Adder/Subtractor with Design III is efficient compared to Design I, Design II and existing design.</description><subject>Adding circuits</subject><subject>CMOS</subject><subject>Computer Science - Performance</subject><subject>Garbage</subject><subject>Nanotechnology</subject><subject>Quantum computing</subject><issn>2331-8422</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><sourceid>ABUWG</sourceid><sourceid>AFKRA</sourceid><sourceid>AZQEC</sourceid><sourceid>BENPR</sourceid><sourceid>CCPQU</sourceid><sourceid>DWQXO</sourceid><sourceid>GOX</sourceid><recordid>eNotj01Lw0AURQdBsNTuXUnAddI3Hy8zWdaiVghYtPvwZjIDKbGpk6bVf29qXd3N4XIOY3ccMmUQYU7xuzlmHKDIcsHNFZsIKXlqlBA3bNb3WwAQuRaIcsKw7E7Jujv5mLz7o499Y1ufrClS2_o2eWx2FH-SRV37OP8Y7CGSO3Txll0Hans_-98p2zw_bZartHx7eV0uypSQQxo4CasEWQAnXfAKisIiWsqtVJoCKgqanNZoeCHAWS0t1mhVcEJbg3LK7i-3f0nVPjafo011TqvOaSPwcAH2sfsafH-ott0Qd6NSJcBoKHBslb8kn1Bc</recordid><startdate>20100930</startdate><enddate>20100930</enddate><creator>Rangaraju, H G</creator><creator>Venugopal, U</creator><creator>Muralidhara, K N</creator><creator>Raja, K B</creator><general>Cornell University Library, arXiv.org</general><scope>8FE</scope><scope>8FG</scope><scope>ABJCF</scope><scope>ABUWG</scope><scope>AFKRA</scope><scope>AZQEC</scope><scope>BENPR</scope><scope>BGLVJ</scope><scope>CCPQU</scope><scope>DWQXO</scope><scope>HCIFZ</scope><scope>L6V</scope><scope>M7S</scope><scope>PIMPY</scope><scope>PQEST</scope><scope>PQQKQ</scope><scope>PQUKI</scope><scope>PRINS</scope><scope>PTHSS</scope><scope>AKY</scope><scope>GOX</scope></search><sort><creationdate>20100930</creationdate><title>Low Power Reversible Parallel Binary Adder/Subtractor</title><author>Rangaraju, H G ; Venugopal, U ; Muralidhara, K N ; Raja, K B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a510-f1a2b42ab00c3cfe4099b55ba6b347af54af7ac77581920cb73b5d5b4fc27b853</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Adding circuits</topic><topic>CMOS</topic><topic>Computer Science - Performance</topic><topic>Garbage</topic><topic>Nanotechnology</topic><topic>Quantum computing</topic><toplevel>online_resources</toplevel><creatorcontrib>Rangaraju, H G</creatorcontrib><creatorcontrib>Venugopal, U</creatorcontrib><creatorcontrib>Muralidhara, K N</creatorcontrib><creatorcontrib>Raja, K B</creatorcontrib><collection>ProQuest SciTech Collection</collection><collection>ProQuest Technology Collection</collection><collection>Materials Science &amp; Engineering Collection</collection><collection>ProQuest Central (Alumni Edition)</collection><collection>ProQuest Central UK/Ireland</collection><collection>ProQuest Central Essentials</collection><collection>ProQuest Central</collection><collection>Technology Collection</collection><collection>ProQuest One Community College</collection><collection>ProQuest Central Korea</collection><collection>SciTech Premium Collection</collection><collection>ProQuest Engineering Collection</collection><collection>Engineering Database</collection><collection>Publicly Available Content Database</collection><collection>ProQuest One Academic Eastern Edition (DO NOT USE)</collection><collection>ProQuest One Academic</collection><collection>ProQuest One Academic UKI Edition</collection><collection>ProQuest Central China</collection><collection>Engineering Collection</collection><collection>arXiv Computer Science</collection><collection>arXiv.org</collection><jtitle>arXiv.org</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Rangaraju, H G</au><au>Venugopal, U</au><au>Muralidhara, K N</au><au>Raja, K B</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Low Power Reversible Parallel Binary Adder/Subtractor</atitle><jtitle>arXiv.org</jtitle><date>2010-09-30</date><risdate>2010</risdate><eissn>2331-8422</eissn><abstract>In recent years, Reversible Logic is becoming more and more prominent technology having its applications in Low Power CMOS, Quantum Computing, Nanotechnology, and Optical Computing. Reversibility plays an important role when energy efficient computations are considered. In this paper, Reversible eight-bit Parallel Binary Adder/Subtractor with Design I, Design II and Design III are proposed. In all the three design approaches, the full Adder and Subtractors are realized in a single unit as compared to only full Subtractor in the existing design. The performance analysis is verified using number reversible gates, Garbage input/outputs and Quantum Cost. It is observed that Reversible eight-bit Parallel Binary Adder/Subtractor with Design III is efficient compared to Design I, Design II and existing design.</abstract><cop>Ithaca</cop><pub>Cornell University Library, arXiv.org</pub><doi>10.48550/arxiv.1009.6218</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext
identifier EISSN: 2331-8422
ispartof arXiv.org, 2010-09
issn 2331-8422
language eng
recordid cdi_arxiv_primary_1009_6218
source arXiv.org; Free E- Journals
subjects Adding circuits
CMOS
Computer Science - Performance
Garbage
Nanotechnology
Quantum computing
title Low Power Reversible Parallel Binary Adder/Subtractor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T01%3A40%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_arxiv&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Low%20Power%20Reversible%20Parallel%20Binary%20Adder/Subtractor&rft.jtitle=arXiv.org&rft.au=Rangaraju,%20H%20G&rft.date=2010-09-30&rft.eissn=2331-8422&rft_id=info:doi/10.48550/arxiv.1009.6218&rft_dat=%3Cproquest_arxiv%3E2087095000%3C/proquest_arxiv%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=2087095000&rft_id=info:pmid/&rfr_iscdi=true