Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings

Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings

Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156, 2007 In this paper, we have implemented and designed a sorting network for reversible logic circuits synthesis in terms of n*n Toffoli gates. The algorithm presented in this paper constructs a Toffoli Network based on swapping bit str...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Babu, Hafiz Md. Hasaan, Islam, Md. Saiful, Islam, Md. Rafiqul, Jamal, Lafifa, Ferdaus, Abu Ahmed, Karim, Muhammad Rezaul, Mahmud, Abdullah Al
Format: Artikel
Sprache:eng
Schlagworte:
Computer Science - Hardware Architecture
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Babu, Hafiz Md. Hasaan
Islam, Md. Saiful
Islam, Md. Rafiqul
Jamal, Lafifa
Ferdaus, Abu Ahmed
Karim, Muhammad Rezaul
Mahmud, Abdullah Al
description Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156, 2007 In this paper, we have implemented and designed a sorting network for reversible logic circuits synthesis in terms of n*n Toffoli gates. The algorithm presented in this paper constructs a Toffoli Network based on swapping bit strings. Reduction rules are then applied by simple template matching and removing useless gates from the network. Random selection of bit strings and reduction of control inputs are used to minimize both the number of gates and gate width. The method produces near optimal results for up to 3-input 3-output circuits.
doi_str_mv 10.48550/arxiv.1008.3357
format Article
fullrecord <record><control><sourceid>arxiv_GOX</sourceid><recordid>TN_cdi_arxiv_primary_1008_3357</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>1008_3357</sourcerecordid><originalsourceid>FETCH-LOGICAL-a657-6279bd94af8007707ea33b7e2ad982dadcb34bf324f8638de68e299a28a8cb853</originalsourceid><addsrcrecordid>eNotzz1PwzAUhWEvDKiwMyH_gQTXTmJnJBVfUlQkks7RdXzdWoQ4skNL_z0EmM6ZXukh5GbN0kzlObuD8OWO6ZoxlQqRy0uyqz7dYNy4p6231g-ObnE--fBOrQ_0DY8YotMD0trvXU-b8zgfMLpIK4hoqB9pc4JpWgKVm2kzh58br8iFhSHi9f-uSPv40G6ek_r16WVzXydQ5DIpuCy1KTOwijEpmUQQQkvkYErFDZhei0xbwTOrCqEMFgp5WQJXoHqtcrEit3_ZX1Y3BfcB4dwtvG7hiW97wkso</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings</title><source>arXiv.org</source><creator>Babu, Hafiz Md. Hasaan ; Islam, Md. Saiful ; Islam, Md. Rafiqul ; Jamal, Lafifa ; Ferdaus, Abu Ahmed ; Karim, Muhammad Rezaul ; Mahmud, Abdullah Al</creator><creatorcontrib>Babu, Hafiz Md. Hasaan ; Islam, Md. Saiful ; Islam, Md. Rafiqul ; Jamal, Lafifa ; Ferdaus, Abu Ahmed ; Karim, Muhammad Rezaul ; Mahmud, Abdullah Al</creatorcontrib><description>Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156, 2007 In this paper, we have implemented and designed a sorting network for reversible logic circuits synthesis in terms of n*n Toffoli gates. The algorithm presented in this paper constructs a Toffoli Network based on swapping bit strings. Reduction rules are then applied by simple template matching and removing useless gates from the network. Random selection of bit strings and reduction of control inputs are used to minimize both the number of gates and gate width. The method produces near optimal results for up to 3-input 3-output circuits.</description><identifier>DOI: 10.48550/arxiv.1008.3357</identifier><language>eng</language><subject>Computer Science - Hardware Architecture</subject><creationdate>2010-08</creationdate><rights>http://arxiv.org/licenses/nonexclusive-distrib/1.0</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>228,230,780,885</link.rule.ids><linktorsrc>$$Uhttps://arxiv.org/abs/1008.3357$$EView_record_in_Cornell_University$$FView_record_in_$$GCornell_University$$Hfree_for_read</linktorsrc><backlink>$$Uhttps://doi.org/10.48550/arXiv.1008.3357$$DView paper in arXiv$$Hfree_for_read</backlink></links><search><creatorcontrib>Babu, Hafiz Md. Hasaan</creatorcontrib><creatorcontrib>Islam, Md. Saiful</creatorcontrib><creatorcontrib>Islam, Md. Rafiqul</creatorcontrib><creatorcontrib>Jamal, Lafifa</creatorcontrib><creatorcontrib>Ferdaus, Abu Ahmed</creatorcontrib><creatorcontrib>Karim, Muhammad Rezaul</creatorcontrib><creatorcontrib>Mahmud, Abdullah Al</creatorcontrib><title>Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings</title><description>Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156, 2007 In this paper, we have implemented and designed a sorting network for reversible logic circuits synthesis in terms of n*n Toffoli gates. The algorithm presented in this paper constructs a Toffoli Network based on swapping bit strings. Reduction rules are then applied by simple template matching and removing useless gates from the network. Random selection of bit strings and reduction of control inputs are used to minimize both the number of gates and gate width. The method produces near optimal results for up to 3-input 3-output circuits.</description><subject>Computer Science - Hardware Architecture</subject><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2010</creationdate><recordtype>article</recordtype><sourceid>GOX</sourceid><recordid>eNotzz1PwzAUhWEvDKiwMyH_gQTXTmJnJBVfUlQkks7RdXzdWoQ4skNL_z0EmM6ZXukh5GbN0kzlObuD8OWO6ZoxlQqRy0uyqz7dYNy4p6231g-ObnE--fBOrQ_0DY8YotMD0trvXU-b8zgfMLpIK4hoqB9pc4JpWgKVm2kzh58br8iFhSHi9f-uSPv40G6ek_r16WVzXydQ5DIpuCy1KTOwijEpmUQQQkvkYErFDZhei0xbwTOrCqEMFgp5WQJXoHqtcrEit3_ZX1Y3BfcB4dwtvG7hiW97wkso</recordid><startdate>20100819</startdate><enddate>20100819</enddate><creator>Babu, Hafiz Md. Hasaan</creator><creator>Islam, Md. Saiful</creator><creator>Islam, Md. Rafiqul</creator><creator>Jamal, Lafifa</creator><creator>Ferdaus, Abu Ahmed</creator><creator>Karim, Muhammad Rezaul</creator><creator>Mahmud, Abdullah Al</creator><scope>AKY</scope><scope>GOX</scope></search><sort><creationdate>20100819</creationdate><title>Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings</title><author>Babu, Hafiz Md. Hasaan ; Islam, Md. Saiful ; Islam, Md. Rafiqul ; Jamal, Lafifa ; Ferdaus, Abu Ahmed ; Karim, Muhammad Rezaul ; Mahmud, Abdullah Al</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a657-6279bd94af8007707ea33b7e2ad982dadcb34bf324f8638de68e299a28a8cb853</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2010</creationdate><topic>Computer Science - Hardware Architecture</topic><toplevel>online_resources</toplevel><creatorcontrib>Babu, Hafiz Md. Hasaan</creatorcontrib><creatorcontrib>Islam, Md. Saiful</creatorcontrib><creatorcontrib>Islam, Md. Rafiqul</creatorcontrib><creatorcontrib>Jamal, Lafifa</creatorcontrib><creatorcontrib>Ferdaus, Abu Ahmed</creatorcontrib><creatorcontrib>Karim, Muhammad Rezaul</creatorcontrib><creatorcontrib>Mahmud, Abdullah Al</creatorcontrib><collection>arXiv Computer Science</collection><collection>arXiv.org</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Babu, Hafiz Md. Hasaan</au><au>Islam, Md. Saiful</au><au>Islam, Md. Rafiqul</au><au>Jamal, Lafifa</au><au>Ferdaus, Abu Ahmed</au><au>Karim, Muhammad Rezaul</au><au>Mahmud, Abdullah Al</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings</atitle><date>2010-08-19</date><risdate>2010</risdate><abstract>Dhaka University Journal of Science, Vol. 55, No. 2, pp. 153-156, 2007 In this paper, we have implemented and designed a sorting network for reversible logic circuits synthesis in terms of n*n Toffoli gates. The algorithm presented in this paper constructs a Toffoli Network based on swapping bit strings. Reduction rules are then applied by simple template matching and removing useless gates from the network. Random selection of bit strings and reduction of control inputs are used to minimize both the number of gates and gate width. The method produces near optimal results for up to 3-input 3-output circuits.</abstract><doi>10.48550/arxiv.1008.3357</doi><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier DOI: 10.48550/arxiv.1008.3357
ispartof
issn
language eng
recordid cdi_arxiv_primary_1008_3357
source arXiv.org
subjects Computer Science - Hardware Architecture
title Building Toffoli Network for Reversible Logic Synthesis Based on Swapping Bit Strings
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T01%3A07%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-arxiv_GOX&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Building%20Toffoli%20Network%20for%20Reversible%20Logic%20Synthesis%20Based%20on%20Swapping%20Bit%20Strings&rft.au=Babu,%20Hafiz%20Md.%20Hasaan&rft.date=2010-08-19&rft_id=info:doi/10.48550/arxiv.1008.3357&rft_dat=%3Carxiv_GOX%3E1008_3357%3C/arxiv_GOX%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true