System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip

Today's System on Chip (SoC) technology can achieve unprecedented computing speed that is shifting the IC design bottleneck from computation capacity to communication bandwidth and flexibility. This paper presents an innovative methodology for automatically generating the energy models of a ver...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Bona, Andrea, Zaccaria, Vittorio, Zafalon, Roberto
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Hardware > Communication hardware, interfaces and storage > Buses and high-speed links Hardware > Hardware validation > Functional verification > Simulation and emulation Hardware > Integrated circuits Hardware > Very large scale integration design > Application-specific VLSI designs
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Schreiben Sie den ersten Kommentar!