Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications
A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modern design from the link level to the gate level. The methodology uses a C++-based untimed dataflow system description, which is gradually refined to an op...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 542 |
|---|---|
| container_issue | |
| container_start_page | 542 |
| container_title | |
| container_volume | |
| creator | Schaumont, P. Vernalde, S. Rijnders, L. Engels, M. Bolsens, I. |
| description | A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modern design from the link level to the gate level. The methodology uses a C++-based untimed dataflow system description, which is gradually refined to an optimized, bit-true and clock cycle true C++-description. Through this refinement, a bridge from link level design semantics to architectural VHDL semantics is made within one and the same environment. |
| doi_str_mv | 10.5555/787260.787718 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_acm_b</sourceid><recordid>TN_cdi_acm_books_10_5555_787260_787718</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>31605847</sourcerecordid><originalsourceid>FETCH-LOGICAL-a997-97b89545cdad7558cc12920af4c8ce484582dea5047cdb9275318b129d9260343</originalsourceid><addsrcrecordid>eNqNkEFLxDAQhQMiqOsevefkya5JmzTpURZ1hQUP7j2kydSNpk1tUsF_b3QVr77LY4aPYd5D6IKSFc-6FlKUNVllE1QeoTMiqayFkDU7QcsYX0gW57Ii9SnSTx9D2kN0EYcO97NPrph0AqwHi9_15HTrAX9vjJvM7FLEXZjw3j3vcRwBLE7gwYS-nwdndHJhiFiPo_8dztFxp32E5Y8v0O7udrfeFNvH-4f1zbbQTSOKRrSy4Ywbq63IzxlDy6YkumNGGmCScVla0JwwYWzblIJXVLaZsU3OWrFqgS4PZ8cpvM0Qk-pdNOC9HiDMUVW0Jlwy8Qdq06s2hNeoKFFfxalDcepQXAav_gWqdnLQVZ-NSW97</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31605847</pqid></control><display><type>conference_proceeding</type><title>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Schaumont, P. ; Vernalde, S. ; Rijnders, L. ; Engels, M. ; Bolsens, I.</creator><creatorcontrib>Schaumont, P. ; Vernalde, S. ; Rijnders, L. ; Engels, M. ; Bolsens, I.</creatorcontrib><description>A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modern design from the link level to the gate level. The methodology uses a C++-based untimed dataflow system description, which is gradually refined to an optimized, bit-true and clock cycle true C++-description. Through this refinement, a bridge from link level design semantics to architectural VHDL semantics is made within one and the same environment.</description><identifier>ISBN: 0818677864</identifier><identifier>ISBN: 9780818677861</identifier><identifier>DOI: 10.5555/787260.787718</identifier><language>eng</language><publisher>Washington, DC, USA: IEEE Computer Society</publisher><ispartof>European Design and Test Conference (ED and TC '97), 1997, p.542-542</ispartof><rights>Copyright (c) 1997 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,776,780,785,786,27904</link.rule.ids></links><search><creatorcontrib>Schaumont, P.</creatorcontrib><creatorcontrib>Vernalde, S.</creatorcontrib><creatorcontrib>Rijnders, L.</creatorcontrib><creatorcontrib>Engels, M.</creatorcontrib><creatorcontrib>Bolsens, I.</creatorcontrib><title>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications</title><title>European Design and Test Conference (ED and TC '97)</title><description>A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modern design from the link level to the gate level. The methodology uses a C++-based untimed dataflow system description, which is gradually refined to an optimized, bit-true and clock cycle true C++-description. Through this refinement, a bridge from link level design semantics to architectural VHDL semantics is made within one and the same environment.</description><isbn>0818677864</isbn><isbn>9780818677861</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>1997</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNqNkEFLxDAQhQMiqOsevefkya5JmzTpURZ1hQUP7j2kydSNpk1tUsF_b3QVr77LY4aPYd5D6IKSFc-6FlKUNVllE1QeoTMiqayFkDU7QcsYX0gW57Ii9SnSTx9D2kN0EYcO97NPrph0AqwHi9_15HTrAX9vjJvM7FLEXZjw3j3vcRwBLE7gwYS-nwdndHJhiFiPo_8dztFxp32E5Y8v0O7udrfeFNvH-4f1zbbQTSOKRrSy4Ywbq63IzxlDy6YkumNGGmCScVla0JwwYWzblIJXVLaZsU3OWrFqgS4PZ8cpvM0Qk-pdNOC9HiDMUVW0Jlwy8Qdq06s2hNeoKFFfxalDcepQXAav_gWqdnLQVZ-NSW97</recordid><startdate>19970317</startdate><enddate>19970317</enddate><creator>Schaumont, P.</creator><creator>Vernalde, S.</creator><creator>Rijnders, L.</creator><creator>Engels, M.</creator><creator>Bolsens, I.</creator><general>IEEE Computer Society</general><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>19970317</creationdate><title>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications</title><author>Schaumont, P. ; Vernalde, S. ; Rijnders, L. ; Engels, M. ; Bolsens, I.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a997-97b89545cdad7558cc12920af4c8ce484582dea5047cdb9275318b129d9260343</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>1997</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Schaumont, P.</creatorcontrib><creatorcontrib>Vernalde, S.</creatorcontrib><creatorcontrib>Rijnders, L.</creatorcontrib><creatorcontrib>Engels, M.</creatorcontrib><creatorcontrib>Bolsens, I.</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Schaumont, P.</au><au>Vernalde, S.</au><au>Rijnders, L.</au><au>Engels, M.</au><au>Bolsens, I.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications</atitle><btitle>European Design and Test Conference (ED and TC '97)</btitle><date>1997-03-17</date><risdate>1997</risdate><spage>542</spage><epage>542</epage><pages>542-542</pages><isbn>0818677864</isbn><isbn>9780818677861</isbn><abstract>A design methodology for the synthesis of digital circuits used in high throughput digital modems is presented. The methodology spans digital modern design from the link level to the gate level. The methodology uses a C++-based untimed dataflow system description, which is gradually refined to an optimized, bit-true and clock cycle true C++-description. Through this refinement, a bridge from link level design semantics to architectural VHDL semantics is made within one and the same environment.</abstract><cop>Washington, DC, USA</cop><pub>IEEE Computer Society</pub><doi>10.5555/787260.787718</doi><tpages>1</tpages></addata></record> |
| fulltext | fulltext |
| identifier | ISBN: 0818677864 |
| ispartof | European Design and Test Conference (ED and TC '97), 1997, p.542-542 |
| issn | |
| language | eng |
| recordid | cdi_acm_books_10_5555_787260_787718 |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| title | Synthesis of multi-rate and variable rate circuits for high speed telecommunications applications |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T17%3A39%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_acm_b&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Synthesis%20of%20multi-rate%20and%20variable%20rate%20circuits%20for%20high%20speed%20telecommunications%20applications&rft.btitle=European%20Design%20and%20Test%20Conference%20(ED%20and%20TC%20'97)&rft.au=Schaumont,%20P.&rft.date=1997-03-17&rft.spage=542&rft.epage=542&rft.pages=542-542&rft.isbn=0818677864&rft.isbn_list=9780818677861&rft_id=info:doi/10.5555/787260.787718&rft_dat=%3Cproquest_acm_b%3E31605847%3C/proquest_acm_b%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=31605847&rft_id=info:pmid/&rfr_iscdi=true |