Exact fault simulation for systems on Silicon that protects each core's intellectual property

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Quasem, M., Gupta, S.
Format:	Tagungsbericht
Sprache:	eng
Schlagworte:	Hardware Hardware > Hardware test Hardware > Integrated circuits > Logic circuits Hardware > Robustness Hardware > Very large scale integration design > Application-specific VLSI designs > Application specific instruction set processors Software and its engineering > Software notations and tools > General programming languages > Language features > Control structures
Online-Zugang:	Volltext
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page	804
container_issue
container_start_page	804
container_title
container_volume
creator	Quasem, M. Gupta, S.
description
doi_str_mv	10.5555/367072.367997
format	Conference Proceeding
fullrecord	<record><control><sourceid>proquest_acm_b</sourceid><recordid>TN_cdi_acm_books_10_5555_367072_367997_brief</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>31711370</sourcerecordid><originalsourceid>FETCH-LOGICAL-a990-922354d09570f730908447c8bdc93657a2f5eb8a6486df41032621af568a67793</originalsourceid><addsrcrecordid>eNqNkM1LAzEQxQMiKLVH7znpxdZks0l2jlLqBxQ82KuEbJrQaHZTN1mw_70pK3j1XR7z-DEzPISuKVnyonsmJJHVshiAPENzkA2RAjgBYM0Fmqf0QYoY1FSIS_S-_tYmY6fHkHHy3Rh09rHHLg44HVO2XcJlfPPBm-J5rzM-DDFbkxO22uyxiYO9Tdj32YZQ4lGHE3GwQz5eoXOnQ7LzX5-h7eN6u3pebF6fXlYPm4UGIAuoKsbrHQEuiZOMAGnqWpqm3RlggktdOW7bRou6ETtXU8IqUVHtuCiZlMBm6GZaW-5-jTZl1flkyju6t3FMilFJKZPkD9SmU22Mn0lRok69qak3NfVWwLt_gaodvHXsB6VcbZw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31711370</pqid></control><display><type>conference_proceeding</type><title>Exact fault simulation for systems on Silicon that protects each core's intellectual property</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Quasem, M. ; Gupta, S.</creator><contributor>Jerraya, Ahmed ; Nebel, Wolfgang</contributor><creatorcontrib>Quasem, M. ; Gupta, S. ; Jerraya, Ahmed ; Nebel, Wolfgang</creatorcontrib><identifier>ISBN: 9780769509938</identifier><identifier>ISBN: 0769509932</identifier><identifier>DOI: 10.5555/367072.367997</identifier><language>eng</language><publisher>Piscataway, NJ, USA: IEEE Press</publisher><subject>Hardware ; Hardware -- Hardware test ; Hardware -- Integrated circuits -- Logic circuits ; Hardware -- Robustness ; Hardware -- Very large scale integration design -- Application-specific VLSI designs -- Application specific instruction set processors ; Software and its engineering -- Software notations and tools -- General programming languages -- Language features -- Control structures</subject><ispartof>Design, Automation, and Test in Europe Conference and Exhibition 2001 : proceedings : Munich, Germany, March 13-16, 2001, 2001, p.804-804</ispartof><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,780,784,789,790,27925</link.rule.ids></links><search><contributor>Jerraya, Ahmed</contributor><contributor>Nebel, Wolfgang</contributor><creatorcontrib>Quasem, M.</creatorcontrib><creatorcontrib>Gupta, S.</creatorcontrib><title>Exact fault simulation for systems on Silicon that protects each core's intellectual property</title><title>Design, Automation, and Test in Europe Conference and Exhibition 2001 : proceedings : Munich, Germany, March 13-16, 2001</title><subject>Hardware</subject><subject>Hardware -- Hardware test</subject><subject>Hardware -- Integrated circuits -- Logic circuits</subject><subject>Hardware -- Robustness</subject><subject>Hardware -- Very large scale integration design -- Application-specific VLSI designs -- Application specific instruction set processors</subject><subject>Software and its engineering -- Software notations and tools -- General programming languages -- Language features -- Control structures</subject><isbn>9780769509938</isbn><isbn>0769509932</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNqNkM1LAzEQxQMiKLVH7znpxdZks0l2jlLqBxQ82KuEbJrQaHZTN1mw_70pK3j1XR7z-DEzPISuKVnyonsmJJHVshiAPENzkA2RAjgBYM0Fmqf0QYoY1FSIS_S-_tYmY6fHkHHy3Rh09rHHLg44HVO2XcJlfPPBm-J5rzM-DDFbkxO22uyxiYO9Tdj32YZQ4lGHE3GwQz5eoXOnQ7LzX5-h7eN6u3pebF6fXlYPm4UGIAuoKsbrHQEuiZOMAGnqWpqm3RlggktdOW7bRou6ETtXU8IqUVHtuCiZlMBm6GZaW-5-jTZl1flkyju6t3FMilFJKZPkD9SmU22Mn0lRok69qak3NfVWwLt_gaodvHXsB6VcbZw</recordid><startdate>20010313</startdate><enddate>20010313</enddate><creator>Quasem, M.</creator><creator>Gupta, S.</creator><general>IEEE Press</general><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20010313</creationdate><title>Exact fault simulation for systems on Silicon that protects each core's intellectual property</title><author>Quasem, M. ; Gupta, S.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a990-922354d09570f730908447c8bdc93657a2f5eb8a6486df41032621af568a67793</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Hardware</topic><topic>Hardware -- Hardware test</topic><topic>Hardware -- Integrated circuits -- Logic circuits</topic><topic>Hardware -- Robustness</topic><topic>Hardware -- Very large scale integration design -- Application-specific VLSI designs -- Application specific instruction set processors</topic><topic>Software and its engineering -- Software notations and tools -- General programming languages -- Language features -- Control structures</topic><toplevel>online_resources</toplevel><creatorcontrib>Quasem, M.</creatorcontrib><creatorcontrib>Gupta, S.</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Quasem, M.</au><au>Gupta, S.</au><au>Jerraya, Ahmed</au><au>Nebel, Wolfgang</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Exact fault simulation for systems on Silicon that protects each core's intellectual property</atitle><btitle>Design, Automation, and Test in Europe Conference and Exhibition 2001 : proceedings : Munich, Germany, March 13-16, 2001</btitle><date>2001-03-13</date><risdate>2001</risdate><spage>804</spage><epage>804</epage><pages>804-804</pages><isbn>9780769509938</isbn><isbn>0769509932</isbn><cop>Piscataway, NJ, USA</cop><pub>IEEE Press</pub><doi>10.5555/367072.367997</doi><tpages>1</tpages></addata></record>
fulltext	fulltext
identifier	ISBN: 9780769509938
ispartof	Design, Automation, and Test in Europe Conference and Exhibition 2001 : proceedings : Munich, Germany, March 13-16, 2001, 2001, p.804-804
issn
language	eng
recordid	cdi_acm_books_10_5555_367072_367997_brief
source	IEEE Electronic Library (IEL) Conference Proceedings
subjects	Hardware Hardware -- Hardware test Hardware -- Integrated circuits -- Logic circuits Hardware -- Robustness Hardware -- Very large scale integration design -- Application-specific VLSI designs -- Application specific instruction set processors Software and its engineering -- Software notations and tools -- General programming languages -- Language features -- Control structures
title	Exact fault simulation for systems on Silicon that protects each core's intellectual property
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T10%3A29%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_acm_b&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Exact%20fault%20simulation%20for%20systems%20on%20Silicon%20that%20protects%20each%20core's%20intellectual%20property&rft.btitle=Design,%20Automation,%20and%20Test%20in%20Europe%20Conference%20and%20Exhibition%202001%20:%20proceedings%20:%20Munich,%20Germany,%20March%2013-16,%202001&rft.au=Quasem,%20M.&rft.date=2001-03-13&rft.spage=804&rft.epage=804&rft.pages=804-804&rft.isbn=9780769509938&rft.isbn_list=0769509932&rft_id=info:doi/10.5555/367072.367997&rft_dat=%3Cproquest_acm_b%3E31711370%3C/proquest_acm_b%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=31711370&rft_id=info:pmid/&rfr_iscdi=true