Exploiting area/delay tradeoffs in high-level synthesis

This paper proposes an enhanced scheduling approach for high-level synthesis, which relies on a multi-cycle behavioral timing analysis step that is performed before and during scheduling. The goal of this analysis is to accurately evaluate the criticality of operations and determine the most suitabl...

Ausführliche Beschreibung