Can BDDs compete with SAT solvers on bounded model checking?

The usefulness of Bounded Model Checking (BMC) based on propositional satisfiability (SAT) methods has recently proven its efficacy for bug hunting. BDD based tools are able to verify broader sets of properties (e.g. CTL formulas) but recent experimental comparisons between SAT and BDDs in formal ve...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Cabodi, Gianpiero, Camurati, Paolo, Quer, Stefano
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 122
container_issue
container_start_page 117
container_title
container_volume
creator Cabodi, Gianpiero
Camurati, Paolo
Quer, Stefano
description The usefulness of Bounded Model Checking (BMC) based on propositional satisfiability (SAT) methods has recently proven its efficacy for bug hunting. BDD based tools are able to verify broader sets of properties (e.g. CTL formulas) but recent experimental comparisons between SAT and BDDs in formal verification lead to the conclusion that SAT approaches are more robust and scalable than BDD techniques.In this work we extend BDD-based verification to larger circuit and problem sizes, so that it can indeed compete with SAT based tools. The approach we propose solves Bounded Model Checking problems using BDDs. In order to cope with larger models it exploits approximate traversals, yet it is exact, i.e. it does not produce false negatives or positives. It reaps relevant performance enhancements from mixed forward and backward, approximate and exact traversals, guided search, conjunctive decompositions and generalized cofactor based BDD simplifications.We experimentally compare our tool with BMC in NuSMV using mchaff as SAT engine, and we show that BDDs are able to accomplish large verification tasks, and they can better cope with increasing sequential depths.
doi_str_mv 10.1145/513918.513949
format Conference Proceeding
fullrecord <record><control><sourceid>proquest_acm_b</sourceid><recordid>TN_cdi_acm_books_10_1145_513918_513949_brief</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>27071714</sourcerecordid><originalsourceid>FETCH-LOGICAL-a313t-cc264d2f0c0d842ffb0cd4e7312ba9b59c532421b2f5bc9a84a0278c0c1b9ac53</originalsourceid><addsrcrecordid>eNqNkM9LwzAcxQMqOOeO3nPRk535JmmTgCBz8xcMPDjBW0jS1NW1zWw6xf_eygYe9V3e4X14hw9CJ0DGADy9SIEpkOOf4moPHUEqARjPgO-jARFMJkDIyyEaxfhG-qQkUyIboMupafD1bBaxC_Xadx5_lt0SP00WOIbqw7cRhwbbsGlyn-M65L7Cbundqmxer47RQWGq6Ee7HqLn25vF9D6ZP949TCfzxDBgXeIczXhOC-JILjktCktczr1gQK1RNlUuZZRTsLRIrVNGckOokI44sMr04xCdbX_XbXjf-NjpuozOV5VpfNhEzYCoLKPyT5AKIkAA78HTHWiiM1XRmsaVUa_bsjbtl-7tiUxJ9XtoXK1tCKuogegf43prXG-N9-D5v0Bt29IX7BuD9XzV</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>27071714</pqid></control><display><type>conference_proceeding</type><title>Can BDDs compete with SAT solvers on bounded model checking?</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><source>IEEE Electronic Library (IEL)</source><creator>Cabodi, Gianpiero ; Camurati, Paolo ; Quer, Stefano</creator><creatorcontrib>Cabodi, Gianpiero ; Camurati, Paolo ; Quer, Stefano</creatorcontrib><description>The usefulness of Bounded Model Checking (BMC) based on propositional satisfiability (SAT) methods has recently proven its efficacy for bug hunting. BDD based tools are able to verify broader sets of properties (e.g. CTL formulas) but recent experimental comparisons between SAT and BDDs in formal verification lead to the conclusion that SAT approaches are more robust and scalable than BDD techniques.In this work we extend BDD-based verification to larger circuit and problem sizes, so that it can indeed compete with SAT based tools. The approach we propose solves Bounded Model Checking problems using BDDs. In order to cope with larger models it exploits approximate traversals, yet it is exact, i.e. it does not produce false negatives or positives. It reaps relevant performance enhancements from mixed forward and backward, approximate and exact traversals, guided search, conjunctive decompositions and generalized cofactor based BDD simplifications.We experimentally compare our tool with BMC in NuSMV using mchaff as SAT engine, and we show that BDDs are able to accomplish large verification tasks, and they can better cope with increasing sequential depths.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1581134614</identifier><identifier>ISBN: 9781581134612</identifier><identifier>DOI: 10.1145/513918.513949</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Applied sciences ; Electronics ; Exact sciences and technology ; Hardware -- Hardware validation -- Functional verification ; Integrated circuits ; Integrated circuits by function (including memories and processors) ; Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><ispartof>Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002, 2002, p.117-122</ispartof><rights>2002 ACM</rights><rights>2004 INIST-CNRS</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,314,780,784,789,790,27924,27925</link.rule.ids><backlink>$$Uhttp://pascal-francis.inist.fr/vibad/index.php?action=getRecordDetail&amp;idt=15876989$$DView record in Pascal Francis$$Hfree_for_read</backlink></links><search><creatorcontrib>Cabodi, Gianpiero</creatorcontrib><creatorcontrib>Camurati, Paolo</creatorcontrib><creatorcontrib>Quer, Stefano</creatorcontrib><title>Can BDDs compete with SAT solvers on bounded model checking?</title><title>Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002</title><description>The usefulness of Bounded Model Checking (BMC) based on propositional satisfiability (SAT) methods has recently proven its efficacy for bug hunting. BDD based tools are able to verify broader sets of properties (e.g. CTL formulas) but recent experimental comparisons between SAT and BDDs in formal verification lead to the conclusion that SAT approaches are more robust and scalable than BDD techniques.In this work we extend BDD-based verification to larger circuit and problem sizes, so that it can indeed compete with SAT based tools. The approach we propose solves Bounded Model Checking problems using BDDs. In order to cope with larger models it exploits approximate traversals, yet it is exact, i.e. it does not produce false negatives or positives. It reaps relevant performance enhancements from mixed forward and backward, approximate and exact traversals, guided search, conjunctive decompositions and generalized cofactor based BDD simplifications.We experimentally compare our tool with BMC in NuSMV using mchaff as SAT engine, and we show that BDDs are able to accomplish large verification tasks, and they can better cope with increasing sequential depths.</description><subject>Applied sciences</subject><subject>Electronics</subject><subject>Exact sciences and technology</subject><subject>Hardware -- Hardware validation -- Functional verification</subject><subject>Integrated circuits</subject><subject>Integrated circuits by function (including memories and processors)</subject><subject>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</subject><issn>0738-100X</issn><isbn>1581134614</isbn><isbn>9781581134612</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2002</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNqNkM9LwzAcxQMqOOeO3nPRk535JmmTgCBz8xcMPDjBW0jS1NW1zWw6xf_eygYe9V3e4X14hw9CJ0DGADy9SIEpkOOf4moPHUEqARjPgO-jARFMJkDIyyEaxfhG-qQkUyIboMupafD1bBaxC_Xadx5_lt0SP00WOIbqw7cRhwbbsGlyn-M65L7Cbundqmxer47RQWGq6Ee7HqLn25vF9D6ZP949TCfzxDBgXeIczXhOC-JILjktCktczr1gQK1RNlUuZZRTsLRIrVNGckOokI44sMr04xCdbX_XbXjf-NjpuozOV5VpfNhEzYCoLKPyT5AKIkAA78HTHWiiM1XRmsaVUa_bsjbtl-7tiUxJ9XtoXK1tCKuogegf43prXG-N9-D5v0Bt29IX7BuD9XzV</recordid><startdate>20020101</startdate><enddate>20020101</enddate><creator>Cabodi, Gianpiero</creator><creator>Camurati, Paolo</creator><creator>Quer, Stefano</creator><general>ACM</general><scope>IQODW</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20020101</creationdate><title>Can BDDs compete with SAT solvers on bounded model checking?</title><author>Cabodi, Gianpiero ; Camurati, Paolo ; Quer, Stefano</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a313t-cc264d2f0c0d842ffb0cd4e7312ba9b59c532421b2f5bc9a84a0278c0c1b9ac53</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2002</creationdate><topic>Applied sciences</topic><topic>Electronics</topic><topic>Exact sciences and technology</topic><topic>Hardware -- Hardware validation -- Functional verification</topic><topic>Integrated circuits</topic><topic>Integrated circuits by function (including memories and processors)</topic><topic>Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices</topic><toplevel>online_resources</toplevel><creatorcontrib>Cabodi, Gianpiero</creatorcontrib><creatorcontrib>Camurati, Paolo</creatorcontrib><creatorcontrib>Quer, Stefano</creatorcontrib><collection>Pascal-Francis</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts – Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Cabodi, Gianpiero</au><au>Camurati, Paolo</au><au>Quer, Stefano</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Can BDDs compete with SAT solvers on bounded model checking?</atitle><btitle>Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002</btitle><date>2002-01-01</date><risdate>2002</risdate><spage>117</spage><epage>122</epage><pages>117-122</pages><issn>0738-100X</issn><isbn>1581134614</isbn><isbn>9781581134612</isbn><abstract>The usefulness of Bounded Model Checking (BMC) based on propositional satisfiability (SAT) methods has recently proven its efficacy for bug hunting. BDD based tools are able to verify broader sets of properties (e.g. CTL formulas) but recent experimental comparisons between SAT and BDDs in formal verification lead to the conclusion that SAT approaches are more robust and scalable than BDD techniques.In this work we extend BDD-based verification to larger circuit and problem sizes, so that it can indeed compete with SAT based tools. The approach we propose solves Bounded Model Checking problems using BDDs. In order to cope with larger models it exploits approximate traversals, yet it is exact, i.e. it does not produce false negatives or positives. It reaps relevant performance enhancements from mixed forward and backward, approximate and exact traversals, guided search, conjunctive decompositions and generalized cofactor based BDD simplifications.We experimentally compare our tool with BMC in NuSMV using mchaff as SAT engine, and we show that BDDs are able to accomplish large verification tasks, and they can better cope with increasing sequential depths.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/513918.513949</doi><tpages>6</tpages></addata></record>
fulltext fulltext
identifier ISSN: 0738-100X
ispartof Annual ACM IEEE Design Automation Conference: Proceedings of the 39th conference on Design automation : New Orleans, Louisiana, USA; 10-14 June 2002, 2002, p.117-122
issn 0738-100X
language eng
recordid cdi_acm_books_10_1145_513918_513949_brief
source IEEE Electronic Library (IEL) Conference Proceedings; IEEE Electronic Library (IEL)
subjects Applied sciences
Electronics
Exact sciences and technology
Hardware -- Hardware validation -- Functional verification
Integrated circuits
Integrated circuits by function (including memories and processors)
Semiconductor electronics. Microelectronics. Optoelectronics. Solid state devices
title Can BDDs compete with SAT solvers on bounded model checking?
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-04T23%3A59%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_acm_b&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Can%20BDDs%20compete%20with%20SAT%20solvers%20on%20bounded%20model%20checking?&rft.btitle=Annual%20ACM%20IEEE%20Design%20Automation%20Conference:%20Proceedings%20of%20the%2039th%20conference%20on%20Design%20automation%20:%20New%20Orleans,%20Louisiana,%20USA;%2010-14%20June%202002&rft.au=Cabodi,%20Gianpiero&rft.date=2002-01-01&rft.spage=117&rft.epage=122&rft.pages=117-122&rft.issn=0738-100X&rft.isbn=1581134614&rft.isbn_list=9781581134612&rft_id=info:doi/10.1145/513918.513949&rft_dat=%3Cproquest_acm_b%3E27071714%3C/proquest_acm_b%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=27071714&rft_id=info:pmid/&rfr_iscdi=true