An optimal memory allocation for application-specific multiprocessor system-on-chip
In this paper, we present a novel and systematic approach for the design of shared memory architectures in the case of application-specific multiprocessor system-on-chip. This paper focuses on a memory allocation step which is based on an integer linear programming model. It permits to obtain an opt...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 24 |
|---|---|
| container_issue | |
| container_start_page | 19 |
| container_title | |
| container_volume | |
| creator | Meftali, Samy Gharsalli, Ferid Rousseau, Frederic Jerraya, Ahmed A. |
| description | In this paper, we present a novel and systematic approach for the design of shared memory architectures in the case of application-specific multiprocessor system-on-chip. This paper focuses on a memory allocation step which is based on an integer linear programming model. It permits to obtain an optimal distributed shared memory architecture minimizing the global cost to access the shared data in the application, and the memory cost. Our approach allows automatic generation of an architecture-level specification of the application. The effectiveness of this approach is illustrated by a packet routing switch example. |
| doi_str_mv | 10.1145/500001.500006 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_6IE</sourceid><recordid>TN_cdi_acm_books_10_1145_500001_500006_brief</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>957907</ieee_id><sourcerecordid>26844025</sourcerecordid><originalsourceid>FETCH-LOGICAL-a330t-a484e0ee6ebd56ffaf71a598d522543c216bf2fe876048dc0eca9ea132667a223</originalsourceid><addsrcrecordid>eNqN0c1LwzAYBvCACs65oxdPPQmCnfluehxDnTDwoJ5Dmr1h0XSpTSfsv7e1oldzeUj48ZCXF6ELgueEcHErcH_I_DvkETojQhHCOFHiGE0IVjgniuJTNEvpbTCslEyxCXpe7LLYdL42Iauhju0hMyFEazofd5mLbWaaJvjxnqcGrHfeZvU-dL5po4WUepMOqYM674Xd-uYcnTgTEsx-cope7-9elqt8_fTwuFysc8MY7nLDFQcMIKHaCOmccQUxolQbQangzFIiK0cdqEJirjYWgzUlGMKolIWhlE3R9di7NUE3bT9De9DReL1arPXwNgyqcEE-SW-vRtt_-mMPqdO1TxZCMDuI-6SpVJxjKnp4OUIPAL-tpShKXPy1GFvrKsb3pAnWwwL0uIAxZA9v_gV11Xpw7Av5ZIL_</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>26844025</pqid></control><display><type>conference_proceeding</type><title>An optimal memory allocation for application-specific multiprocessor system-on-chip</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Meftali, Samy ; Gharsalli, Ferid ; Rousseau, Frederic ; Jerraya, Ahmed A.</creator><creatorcontrib>Meftali, Samy ; Gharsalli, Ferid ; Rousseau, Frederic ; Jerraya, Ahmed A.</creatorcontrib><description>In this paper, we present a novel and systematic approach for the design of shared memory architectures in the case of application-specific multiprocessor system-on-chip. This paper focuses on a memory allocation step which is based on an integer linear programming model. It permits to obtain an optimal distributed shared memory architecture minimizing the global cost to access the shared data in the application, and the memory cost. Our approach allows automatic generation of an architecture-level specification of the application. The effectiveness of this approach is illustrated by a packet routing switch example.</description><identifier>ISSN: 1080-1820</identifier><identifier>ISBN: 1581134185</identifier><identifier>ISBN: 9781581134186</identifier><identifier>DOI: 10.1145/500001.500006</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Cost function ; Design automation ; Engineering Sciences ; Hip ; Integer linear programming ; Laboratories ; Memory architecture ; Micro and nanotechnologies ; Microelectronics ; Multiprocessing systems ; Permission ; Switches ; Time to market</subject><ispartof>International Symposium on System Synthesis (IEEE Cat. No.01EX526), 2001, p.19-24</ispartof><rights>2001 ACM</rights><rights>Distributed under a Creative Commons Attribution 4.0 International License</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed><citedby>FETCH-LOGICAL-a330t-a484e0ee6ebd56ffaf71a598d522543c216bf2fe876048dc0eca9ea132667a223</citedby><orcidid>0000-0003-0348-5624</orcidid></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/957907$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,885,2058,4050,4051,27925,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/957907$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc><backlink>$$Uhttps://hal.science/hal-00008071$$DView record in HAL$$Hfree_for_read</backlink></links><search><creatorcontrib>Meftali, Samy</creatorcontrib><creatorcontrib>Gharsalli, Ferid</creatorcontrib><creatorcontrib>Rousseau, Frederic</creatorcontrib><creatorcontrib>Jerraya, Ahmed A.</creatorcontrib><title>An optimal memory allocation for application-specific multiprocessor system-on-chip</title><title>International Symposium on System Synthesis (IEEE Cat. No.01EX526)</title><addtitle>ISSS</addtitle><description>In this paper, we present a novel and systematic approach for the design of shared memory architectures in the case of application-specific multiprocessor system-on-chip. This paper focuses on a memory allocation step which is based on an integer linear programming model. It permits to obtain an optimal distributed shared memory architecture minimizing the global cost to access the shared data in the application, and the memory cost. Our approach allows automatic generation of an architecture-level specification of the application. The effectiveness of this approach is illustrated by a packet routing switch example.</description><subject>Cost function</subject><subject>Design automation</subject><subject>Engineering Sciences</subject><subject>Hip</subject><subject>Integer linear programming</subject><subject>Laboratories</subject><subject>Memory architecture</subject><subject>Micro and nanotechnologies</subject><subject>Microelectronics</subject><subject>Multiprocessing systems</subject><subject>Permission</subject><subject>Switches</subject><subject>Time to market</subject><issn>1080-1820</issn><isbn>1581134185</isbn><isbn>9781581134186</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqN0c1LwzAYBvCACs65oxdPPQmCnfluehxDnTDwoJ5Dmr1h0XSpTSfsv7e1oldzeUj48ZCXF6ELgueEcHErcH_I_DvkETojQhHCOFHiGE0IVjgniuJTNEvpbTCslEyxCXpe7LLYdL42Iauhju0hMyFEazofd5mLbWaaJvjxnqcGrHfeZvU-dL5po4WUepMOqYM674Xd-uYcnTgTEsx-cope7-9elqt8_fTwuFysc8MY7nLDFQcMIKHaCOmccQUxolQbQangzFIiK0cdqEJirjYWgzUlGMKolIWhlE3R9di7NUE3bT9De9DReL1arPXwNgyqcEE-SW-vRtt_-mMPqdO1TxZCMDuI-6SpVJxjKnp4OUIPAL-tpShKXPy1GFvrKsb3pAnWwwL0uIAxZA9v_gV11Xpw7Av5ZIL_</recordid><startdate>2001</startdate><enddate>2001</enddate><creator>Meftali, Samy</creator><creator>Gharsalli, Ferid</creator><creator>Rousseau, Frederic</creator><creator>Jerraya, Ahmed A.</creator><general>ACM</general><general>IEEE</general><general>ACM, New York, NY, USA</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope><scope>1XC</scope><orcidid>https://orcid.org/0000-0003-0348-5624</orcidid></search><sort><creationdate>2001</creationdate><title>An optimal memory allocation for application-specific multiprocessor system-on-chip</title><author>Meftali, Samy ; Gharsalli, Ferid ; Rousseau, Frederic ; Jerraya, Ahmed A.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a330t-a484e0ee6ebd56ffaf71a598d522543c216bf2fe876048dc0eca9ea132667a223</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Cost function</topic><topic>Design automation</topic><topic>Engineering Sciences</topic><topic>Hip</topic><topic>Integer linear programming</topic><topic>Laboratories</topic><topic>Memory architecture</topic><topic>Micro and nanotechnologies</topic><topic>Microelectronics</topic><topic>Multiprocessing systems</topic><topic>Permission</topic><topic>Switches</topic><topic>Time to market</topic><toplevel>online_resources</toplevel><creatorcontrib>Meftali, Samy</creatorcontrib><creatorcontrib>Gharsalli, Ferid</creatorcontrib><creatorcontrib>Rousseau, Frederic</creatorcontrib><creatorcontrib>Jerraya, Ahmed A.</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Xplore</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection><collection>Hyper Article en Ligne (HAL)</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Meftali, Samy</au><au>Gharsalli, Ferid</au><au>Rousseau, Frederic</au><au>Jerraya, Ahmed A.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>An optimal memory allocation for application-specific multiprocessor system-on-chip</atitle><btitle>International Symposium on System Synthesis (IEEE Cat. No.01EX526)</btitle><stitle>ISSS</stitle><date>2001</date><risdate>2001</risdate><spage>19</spage><epage>24</epage><pages>19-24</pages><issn>1080-1820</issn><isbn>1581134185</isbn><isbn>9781581134186</isbn><abstract>In this paper, we present a novel and systematic approach for the design of shared memory architectures in the case of application-specific multiprocessor system-on-chip. This paper focuses on a memory allocation step which is based on an integer linear programming model. It permits to obtain an optimal distributed shared memory architecture minimizing the global cost to access the shared data in the application, and the memory cost. Our approach allows automatic generation of an architecture-level specification of the application. The effectiveness of this approach is illustrated by a packet routing switch example.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/500001.500006</doi><tpages>6</tpages><orcidid>https://orcid.org/0000-0003-0348-5624</orcidid></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 1080-1820 |
| ispartof | International Symposium on System Synthesis (IEEE Cat. No.01EX526), 2001, p.19-24 |
| issn | 1080-1820 |
| language | eng |
| recordid | cdi_acm_books_10_1145_500001_500006_brief |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Cost function Design automation Engineering Sciences Hip Integer linear programming Laboratories Memory architecture Micro and nanotechnologies Microelectronics Multiprocessing systems Permission Switches Time to market |
| title | An optimal memory allocation for application-specific multiprocessor system-on-chip |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T11%3A24%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=An%20optimal%20memory%20allocation%20for%20application-specific%20multiprocessor%20system-on-chip&rft.btitle=International%20Symposium%20on%20System%20Synthesis%20(IEEE%20Cat.%20No.01EX526)&rft.au=Meftali,%20Samy&rft.date=2001&rft.spage=19&rft.epage=24&rft.pages=19-24&rft.issn=1080-1820&rft.isbn=1581134185&rft.isbn_list=9781581134186&rft_id=info:doi/10.1145/500001.500006&rft_dat=%3Cproquest_6IE%3E26844025%3C/proquest_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26844025&rft_id=info:pmid/&rft_ieee_id=957907&rfr_iscdi=true |