A hardware/software co-design flow and IP library based on simulink
This paper describes a design flow for data-dominated embedded systems. We use The Mathworks' Simulink\trademark environment for functional specification and algorithmic analysis. We developed a library of Simulink blocks, each parameterized by design choices such as implementation (software, a...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 598 |
|---|---|
| container_issue | |
| container_start_page | 593 |
| container_title | |
| container_volume | |
| creator | Reyneri, L. M. Cucinotta, F. Serra, A. Lavagno, L. |
| description | This paper describes a design flow for data-dominated embedded systems. We use The Mathworks' Simulink\trademark environment for functional specification and algorithmic analysis. We developed a library of Simulink blocks, each parameterized by design choices such as implementation (software, analog or digital hardware, \ldots) and numerical accuracy (resolution, S/N ratio). Each block is equipped with empirical models for cost (code size, chip area) and performance (timing, energy), based on surface fitting from actual measurements. We also developed an analysis toolbox that quickly evaluates algorithm and parameter choices performed by the designer, and presents the results for fast feedback. The chosen block netlist is then ready for implementation, by using a customization of The Mathworks' Real Time Workshop\trademark to generate a VHDL netlist for FPGA implementation, as well as embedded software for DSP implementation. |
| doi_str_mv | 10.1145/378239.379030 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_acm_b</sourceid><recordid>TN_cdi_acm_books_10_1145_378239_379030_brief</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>26764526</sourcerecordid><originalsourceid>FETCH-LOGICAL-a322t-f6a84bb3a966f34904e26a01c39a60c2270dce24116a4165f64bc53e0d52c703</originalsourceid><addsrcrecordid>eNqFkDtPwzAUhS0BEqV0ZPfERNprXz-Ssap4VKoEQwc2y3ZsCE1jiFsh_j2tgsTYs5wzfDrDR8gNgyljQs5QlxyrKeoKEM7IFZMlY8grzc_JCDSWBQN4vSSTnD_gEAmq0nJEFnP6bvv62_ZhllPcHQf1qahDbt46Gtv0TW1X0-ULbRvX2_6HOptDTVNHc7Pdt023uSYX0bY5TP56TNYP9-vFU7F6flwu5qvCIue7IipbCufQVkpFFBWIwJUF5rGyCjznGmofuGBMWcGUjEo4LzFALbnXgGNyO9x-9ulrH_LObJvsQ9vaLqR9Nsg4R6HFSZArrYTk6gDeDaD1W-NS2mTDwBx9msGnGXwa1zch_v-ewPEXvJBx4w</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>26764526</pqid></control><display><type>conference_proceeding</type><title>A hardware/software co-design flow and IP library based on simulink</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><source>IEEE Electronic Library (IEL)</source><creator>Reyneri, L. M. ; Cucinotta, F. ; Serra, A. ; Lavagno, L.</creator><creatorcontrib>Reyneri, L. M. ; Cucinotta, F. ; Serra, A. ; Lavagno, L.</creatorcontrib><description>This paper describes a design flow for data-dominated embedded systems. We use The Mathworks' Simulink\trademark environment for functional specification and algorithmic analysis. We developed a library of Simulink blocks, each parameterized by design choices such as implementation (software, analog or digital hardware, \ldots) and numerical accuracy (resolution, S/N ratio). Each block is equipped with empirical models for cost (code size, chip area) and performance (timing, energy), based on surface fitting from actual measurements. We also developed an analysis toolbox that quickly evaluates algorithm and parameter choices performed by the designer, and presents the results for fast feedback. The chosen block netlist is then ready for implementation, by using a customization of The Mathworks' Real Time Workshop\trademark to generate a VHDL netlist for FPGA implementation, as well as embedded software for DSP implementation.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1581132972</identifier><identifier>ISBN: 9781581132977</identifier><identifier>DOI: 10.1145/378239.379030</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Applied computing -- Physical sciences and engineering -- Electronics ; Applied computing -- Physical sciences and engineering -- Engineering ; Computer systems organization ; Computer systems organization -- Dependable and fault-tolerant systems and networks ; Computing methodologies -- Modeling and simulation ; Computing methodologies -- Modeling and simulation -- Model development and analysis ; Computing methodologies -- Modeling and simulation -- Model development and analysis -- Model verification and validation ; Computing methodologies -- Modeling and simulation -- Simulation evaluation ; General and reference -- Cross-computing tools and techniques -- Performance ; Networks -- Network performance evaluation</subject><ispartof>Design Automation, 2001 Proceedings, 2001, p.593-598</ispartof><rights>2001 ACM</rights><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><link.rule.ids>309,310,314,780,784,789,790,27924,27925</link.rule.ids></links><search><creatorcontrib>Reyneri, L. M.</creatorcontrib><creatorcontrib>Cucinotta, F.</creatorcontrib><creatorcontrib>Serra, A.</creatorcontrib><creatorcontrib>Lavagno, L.</creatorcontrib><title>A hardware/software co-design flow and IP library based on simulink</title><title>Design Automation, 2001 Proceedings</title><description>This paper describes a design flow for data-dominated embedded systems. We use The Mathworks' Simulink\trademark environment for functional specification and algorithmic analysis. We developed a library of Simulink blocks, each parameterized by design choices such as implementation (software, analog or digital hardware, \ldots) and numerical accuracy (resolution, S/N ratio). Each block is equipped with empirical models for cost (code size, chip area) and performance (timing, energy), based on surface fitting from actual measurements. We also developed an analysis toolbox that quickly evaluates algorithm and parameter choices performed by the designer, and presents the results for fast feedback. The chosen block netlist is then ready for implementation, by using a customization of The Mathworks' Real Time Workshop\trademark to generate a VHDL netlist for FPGA implementation, as well as embedded software for DSP implementation.</description><subject>Applied computing -- Physical sciences and engineering -- Electronics</subject><subject>Applied computing -- Physical sciences and engineering -- Engineering</subject><subject>Computer systems organization</subject><subject>Computer systems organization -- Dependable and fault-tolerant systems and networks</subject><subject>Computing methodologies -- Modeling and simulation</subject><subject>Computing methodologies -- Modeling and simulation -- Model development and analysis</subject><subject>Computing methodologies -- Modeling and simulation -- Model development and analysis -- Model verification and validation</subject><subject>Computing methodologies -- Modeling and simulation -- Simulation evaluation</subject><subject>General and reference -- Cross-computing tools and techniques -- Performance</subject><subject>Networks -- Network performance evaluation</subject><issn>0738-100X</issn><isbn>1581132972</isbn><isbn>9781581132977</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2001</creationdate><recordtype>conference_proceeding</recordtype><recordid>eNqFkDtPwzAUhS0BEqV0ZPfERNprXz-Ssap4VKoEQwc2y3ZsCE1jiFsh_j2tgsTYs5wzfDrDR8gNgyljQs5QlxyrKeoKEM7IFZMlY8grzc_JCDSWBQN4vSSTnD_gEAmq0nJEFnP6bvv62_ZhllPcHQf1qahDbt46Gtv0TW1X0-ULbRvX2_6HOptDTVNHc7Pdt023uSYX0bY5TP56TNYP9-vFU7F6flwu5qvCIue7IipbCufQVkpFFBWIwJUF5rGyCjznGmofuGBMWcGUjEo4LzFALbnXgGNyO9x-9ulrH_LObJvsQ9vaLqR9Nsg4R6HFSZArrYTk6gDeDaD1W-NS2mTDwBx9msGnGXwa1zch_v-ewPEXvJBx4w</recordid><startdate>20010101</startdate><enddate>20010101</enddate><creator>Reyneri, L. M.</creator><creator>Cucinotta, F.</creator><creator>Serra, A.</creator><creator>Lavagno, L.</creator><general>ACM</general><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20010101</creationdate><title>A hardware/software co-design flow and IP library based on simulink</title><author>Reyneri, L. M. ; Cucinotta, F. ; Serra, A. ; Lavagno, L.</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a322t-f6a84bb3a966f34904e26a01c39a60c2270dce24116a4165f64bc53e0d52c703</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2001</creationdate><topic>Applied computing -- Physical sciences and engineering -- Electronics</topic><topic>Applied computing -- Physical sciences and engineering -- Engineering</topic><topic>Computer systems organization</topic><topic>Computer systems organization -- Dependable and fault-tolerant systems and networks</topic><topic>Computing methodologies -- Modeling and simulation</topic><topic>Computing methodologies -- Modeling and simulation -- Model development and analysis</topic><topic>Computing methodologies -- Modeling and simulation -- Model development and analysis -- Model verification and validation</topic><topic>Computing methodologies -- Modeling and simulation -- Simulation evaluation</topic><topic>General and reference -- Cross-computing tools and techniques -- Performance</topic><topic>Networks -- Network performance evaluation</topic><toplevel>online_resources</toplevel><creatorcontrib>Reyneri, L. M.</creatorcontrib><creatorcontrib>Cucinotta, F.</creatorcontrib><creatorcontrib>Serra, A.</creatorcontrib><creatorcontrib>Lavagno, L.</creatorcontrib><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>Reyneri, L. M.</au><au>Cucinotta, F.</au><au>Serra, A.</au><au>Lavagno, L.</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>A hardware/software co-design flow and IP library based on simulink</atitle><btitle>Design Automation, 2001 Proceedings</btitle><date>2001-01-01</date><risdate>2001</risdate><spage>593</spage><epage>598</epage><pages>593-598</pages><issn>0738-100X</issn><isbn>1581132972</isbn><isbn>9781581132977</isbn><abstract>This paper describes a design flow for data-dominated embedded systems. We use The Mathworks' Simulink\trademark environment for functional specification and algorithmic analysis. We developed a library of Simulink blocks, each parameterized by design choices such as implementation (software, analog or digital hardware, \ldots) and numerical accuracy (resolution, S/N ratio). Each block is equipped with empirical models for cost (code size, chip area) and performance (timing, energy), based on surface fitting from actual measurements. We also developed an analysis toolbox that quickly evaluates algorithm and parameter choices performed by the designer, and presents the results for fast feedback. The chosen block netlist is then ready for implementation, by using a customization of The Mathworks' Real Time Workshop\trademark to generate a VHDL netlist for FPGA implementation, as well as embedded software for DSP implementation.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/378239.379030</doi><tpages>6</tpages><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext |
| identifier | ISSN: 0738-100X |
| ispartof | Design Automation, 2001 Proceedings, 2001, p.593-598 |
| issn | 0738-100X |
| language | eng |
| recordid | cdi_acm_books_10_1145_378239_379030_brief |
| source | IEEE Electronic Library (IEL) Conference Proceedings; IEEE Electronic Library (IEL) |
| subjects | Applied computing -- Physical sciences and engineering -- Electronics Applied computing -- Physical sciences and engineering -- Engineering Computer systems organization Computer systems organization -- Dependable and fault-tolerant systems and networks Computing methodologies -- Modeling and simulation Computing methodologies -- Modeling and simulation -- Model development and analysis Computing methodologies -- Modeling and simulation -- Model development and analysis -- Model verification and validation Computing methodologies -- Modeling and simulation -- Simulation evaluation General and reference -- Cross-computing tools and techniques -- Performance Networks -- Network performance evaluation |
| title | A hardware/software co-design flow and IP library based on simulink |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T01%3A14%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_acm_b&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=A%20hardware/software%20co-design%20flow%20and%20IP%20library%20based%20on%20simulink&rft.btitle=Design%20Automation,%202001%20Proceedings&rft.au=Reyneri,%20L.%20M.&rft.date=2001-01-01&rft.spage=593&rft.epage=598&rft.pages=593-598&rft.issn=0738-100X&rft.isbn=1581132972&rft.isbn_list=9781581132977&rft_id=info:doi/10.1145/378239.379030&rft_dat=%3Cproquest_acm_b%3E26764526%3C/proquest_acm_b%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=26764526&rft_id=info:pmid/&rfr_iscdi=true |