Full-system chip multiprocessor power evaluations using FPGA-based emulation

The design process for chip multiprocessors (CMPs) requires extremely long simulation times to explore performance, power, and thermal issues, particularly when operating system (OS) effects are included. In response, our novel FPGA-based emulation methodology models a full CMP design including appl...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bhattacharjee, Abhishek, Contreras, Gilberto, Martonosi, Margaret
Format: Tagungsbericht
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 340
container_issue
container_start_page 335
container_title
container_volume
creator Bhattacharjee, Abhishek
Contreras, Gilberto
Martonosi, Margaret
description The design process for chip multiprocessors (CMPs) requires extremely long simulation times to explore performance, power, and thermal issues, particularly when operating system (OS) effects are included. In response, our novel FPGA-based emulation methodology models a full CMP design including applications and an OS. Activity counters programmed into the cores feed per-component microarchitectural power models. These models achieve under 10% error compared to detailed gate-level simulations. Our method retains software flexibility, but offers up to 35x speedup compared to corresponding full-system software simulations. We present our approach by emulating a 2-core Leon3 cache-coherent multiprocessor running Linux and parallel benchmarks. In an example case study, our emulated system uses activity counts (a proxy for temperature) to guide process migration between the CMP cores. Overall, this paper's methodology makes possible detailed power and thermal studies of CMPs and their operating systems.
doi_str_mv 10.1145/1393921.1394010
format Conference Proceeding
fullrecord <record><control><sourceid>acm_6IE</sourceid><recordid>TN_cdi_acm_books_10_1145_1393921_1394010</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>5529025</ieee_id><sourcerecordid>acm_books_10_1145_1393921_1394010</sourcerecordid><originalsourceid>FETCH-LOGICAL-a162t-dd5cb9f2e22e198077afe71acc9f0bdb8feb104665a3bbd4624e09b60afd0bcb3</originalsourceid><addsrcrecordid>eNqNkDFPwzAQRo0QEqh0ZmDxyJJy58RJPFYVLUiVYIDZsp0zGJImihNQ_z2BdmJi-nR6ejc8xq4QFoiZvMVUpUrgYtoMEE7YXBUl5iBliaDk6Z_7nM1jfAcAnAQsywu2XY91ncR9HKjh7i10vBnrIXR96yjGtudd-0U9p09Tj2YI7S7yMYbdK18_bZaJNZEqTpPyyy7ZmTd1pPlxZ-xlffe8uk-2j5uH1XKbGMzFkFSVdFZ5QUIQqhKKwngq0DinPNjKlp4sQpbn0qTWVlkuMgJlczC-AutsOmPXh7-BiHTXh8b0ey2lUCDkRBcHalyjbdt-RI2gf3LpYy59zKVtH8hPws0_hfQbO4JpWw</addsrcrecordid><sourcetype>Publisher</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype></control><display><type>conference_proceeding</type><title>Full-system chip multiprocessor power evaluations using FPGA-based emulation</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Bhattacharjee, Abhishek ; Contreras, Gilberto ; Martonosi, Margaret</creator><creatorcontrib>Bhattacharjee, Abhishek ; Contreras, Gilberto ; Martonosi, Margaret</creatorcontrib><description>The design process for chip multiprocessors (CMPs) requires extremely long simulation times to explore performance, power, and thermal issues, particularly when operating system (OS) effects are included. In response, our novel FPGA-based emulation methodology models a full CMP design including applications and an OS. Activity counters programmed into the cores feed per-component microarchitectural power models. These models achieve under 10% error compared to detailed gate-level simulations. Our method retains software flexibility, but offers up to 35x speedup compared to corresponding full-system software simulations. We present our approach by emulating a 2-core Leon3 cache-coherent multiprocessor running Linux and parallel benchmarks. In an example case study, our emulated system uses activity counts (a proxy for temperature) to guide process migration between the CMP cores. Overall, this paper's methodology makes possible detailed power and thermal studies of CMPs and their operating systems.</description><identifier>ISBN: 9781605581095</identifier><identifier>ISBN: 1605581097</identifier><identifier>ISBN: 9781424486342</identifier><identifier>ISBN: 1424486343</identifier><identifier>EISBN: 9781605581095</identifier><identifier>EISBN: 1605581097</identifier><identifier>DOI: 10.1145/1393921.1394010</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>activity migration ; Application software ; Computer systems organization -- Architectures -- Parallel architectures ; Counting circuits ; Emulation ; Feeds ; full-system fpga-based emulation ; General and reference -- Cross-computing tools and techniques -- Measurement ; General and reference -- Cross-computing tools and techniques -- Metrics ; Hardware -- Hardware validation ; Linux ; Microarchitecture ; Operating systems ; power models ; Power system modeling ; Process design ; Temperature</subject><ispartof>Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08), 2008, p.335-340</ispartof><rights>2008 ACM</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/5529025$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,776,780,785,786,2051,27904,54898</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/5529025$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Bhattacharjee, Abhishek</creatorcontrib><creatorcontrib>Contreras, Gilberto</creatorcontrib><creatorcontrib>Martonosi, Margaret</creatorcontrib><title>Full-system chip multiprocessor power evaluations using FPGA-based emulation</title><title>Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08)</title><addtitle>LPE</addtitle><description>The design process for chip multiprocessors (CMPs) requires extremely long simulation times to explore performance, power, and thermal issues, particularly when operating system (OS) effects are included. In response, our novel FPGA-based emulation methodology models a full CMP design including applications and an OS. Activity counters programmed into the cores feed per-component microarchitectural power models. These models achieve under 10% error compared to detailed gate-level simulations. Our method retains software flexibility, but offers up to 35x speedup compared to corresponding full-system software simulations. We present our approach by emulating a 2-core Leon3 cache-coherent multiprocessor running Linux and parallel benchmarks. In an example case study, our emulated system uses activity counts (a proxy for temperature) to guide process migration between the CMP cores. Overall, this paper's methodology makes possible detailed power and thermal studies of CMPs and their operating systems.</description><subject>activity migration</subject><subject>Application software</subject><subject>Computer systems organization -- Architectures -- Parallel architectures</subject><subject>Counting circuits</subject><subject>Emulation</subject><subject>Feeds</subject><subject>full-system fpga-based emulation</subject><subject>General and reference -- Cross-computing tools and techniques -- Measurement</subject><subject>General and reference -- Cross-computing tools and techniques -- Metrics</subject><subject>Hardware -- Hardware validation</subject><subject>Linux</subject><subject>Microarchitecture</subject><subject>Operating systems</subject><subject>power models</subject><subject>Power system modeling</subject><subject>Process design</subject><subject>Temperature</subject><isbn>9781605581095</isbn><isbn>1605581097</isbn><isbn>9781424486342</isbn><isbn>1424486343</isbn><isbn>9781605581095</isbn><isbn>1605581097</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2008</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqNkDFPwzAQRo0QEqh0ZmDxyJJy58RJPFYVLUiVYIDZsp0zGJImihNQ_z2BdmJi-nR6ejc8xq4QFoiZvMVUpUrgYtoMEE7YXBUl5iBliaDk6Z_7nM1jfAcAnAQsywu2XY91ncR9HKjh7i10vBnrIXR96yjGtudd-0U9p09Tj2YI7S7yMYbdK18_bZaJNZEqTpPyyy7ZmTd1pPlxZ-xlffe8uk-2j5uH1XKbGMzFkFSVdFZ5QUIQqhKKwngq0DinPNjKlp4sQpbn0qTWVlkuMgJlczC-AutsOmPXh7-BiHTXh8b0ey2lUCDkRBcHalyjbdt-RI2gf3LpYy59zKVtH8hPws0_hfQbO4JpWw</recordid><startdate>20080811</startdate><enddate>20080811</enddate><creator>Bhattacharjee, Abhishek</creator><creator>Contreras, Gilberto</creator><creator>Martonosi, Margaret</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IL</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIL</scope></search><sort><creationdate>20080811</creationdate><title>Full-system chip multiprocessor power evaluations using FPGA-based emulation</title><author>Bhattacharjee, Abhishek ; Contreras, Gilberto ; Martonosi, Margaret</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a162t-dd5cb9f2e22e198077afe71acc9f0bdb8feb104665a3bbd4624e09b60afd0bcb3</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2008</creationdate><topic>activity migration</topic><topic>Application software</topic><topic>Computer systems organization -- Architectures -- Parallel architectures</topic><topic>Counting circuits</topic><topic>Emulation</topic><topic>Feeds</topic><topic>full-system fpga-based emulation</topic><topic>General and reference -- Cross-computing tools and techniques -- Measurement</topic><topic>General and reference -- Cross-computing tools and techniques -- Metrics</topic><topic>Hardware -- Hardware validation</topic><topic>Linux</topic><topic>Microarchitecture</topic><topic>Operating systems</topic><topic>power models</topic><topic>Power system modeling</topic><topic>Process design</topic><topic>Temperature</topic><toplevel>online_resources</toplevel><creatorcontrib>Bhattacharjee, Abhishek</creatorcontrib><creatorcontrib>Contreras, Gilberto</creatorcontrib><creatorcontrib>Martonosi, Margaret</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP All) 1998-Present</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bhattacharjee, Abhishek</au><au>Contreras, Gilberto</au><au>Martonosi, Margaret</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Full-system chip multiprocessor power evaluations using FPGA-based emulation</atitle><btitle>Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08)</btitle><stitle>LPE</stitle><date>2008-08-11</date><risdate>2008</risdate><spage>335</spage><epage>340</epage><pages>335-340</pages><isbn>9781605581095</isbn><isbn>1605581097</isbn><isbn>9781424486342</isbn><isbn>1424486343</isbn><eisbn>9781605581095</eisbn><eisbn>1605581097</eisbn><abstract>The design process for chip multiprocessors (CMPs) requires extremely long simulation times to explore performance, power, and thermal issues, particularly when operating system (OS) effects are included. In response, our novel FPGA-based emulation methodology models a full CMP design including applications and an OS. Activity counters programmed into the cores feed per-component microarchitectural power models. These models achieve under 10% error compared to detailed gate-level simulations. Our method retains software flexibility, but offers up to 35x speedup compared to corresponding full-system software simulations. We present our approach by emulating a 2-core Leon3 cache-coherent multiprocessor running Linux and parallel benchmarks. In an example case study, our emulated system uses activity counts (a proxy for temperature) to guide process migration between the CMP cores. Overall, this paper's methodology makes possible detailed power and thermal studies of CMPs and their operating systems.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/1393921.1394010</doi><tpages>6</tpages></addata></record>
fulltext fulltext_linktorsrc
identifier ISBN: 9781605581095
ispartof Proceeding of the 13th international symposium on Low power electronics and design (ISLPED '08), 2008, p.335-340
issn
language eng
recordid cdi_acm_books_10_1145_1393921_1394010
source IEEE Electronic Library (IEL) Conference Proceedings
subjects activity migration
Application software
Computer systems organization -- Architectures -- Parallel architectures
Counting circuits
Emulation
Feeds
full-system fpga-based emulation
General and reference -- Cross-computing tools and techniques -- Measurement
General and reference -- Cross-computing tools and techniques -- Metrics
Hardware -- Hardware validation
Linux
Microarchitecture
Operating systems
power models
Power system modeling
Process design
Temperature
title Full-system chip multiprocessor power evaluations using FPGA-based emulation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T12%3A59%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-acm_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Full-system%20chip%20multiprocessor%20power%20evaluations%20using%20FPGA-based%20emulation&rft.btitle=Proceeding%20of%20the%2013th%20international%20symposium%20on%20Low%20power%20electronics%20and%20design%20(ISLPED%20'08)&rft.au=Bhattacharjee,%20Abhishek&rft.date=2008-08-11&rft.spage=335&rft.epage=340&rft.pages=335-340&rft.isbn=9781605581095&rft.isbn_list=1605581097&rft.isbn_list=9781424486342&rft.isbn_list=1424486343&rft_id=info:doi/10.1145/1393921.1394010&rft_dat=%3Cacm_6IE%3Eacm_books_10_1145_1393921_1394010%3C/acm_6IE%3E%3Curl%3E%3C/url%3E&rft.eisbn=9781605581095&rft.eisbn_list=1605581097&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_ieee_id=5529025&rfr_iscdi=true