Chip multi-processor generator
The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, universal computing platform that will supersede the microprocessor. We argue that these flexible, general computing chip...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , |
|---|---|
| Format: | Tagungsbericht |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | 263 |
|---|---|
| container_issue | |
| container_start_page | 262 |
| container_title | |
| container_volume | |
| creator | Solomatnikov, Alex Firoozshahian, Amin Qadeer, Wajahat Shacham, Ofer Kelley, Kyle Asgar, Zain Wachs, Megan Hameed, Rehan Horowitz, Mark |
| description | The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, universal computing platform that will supersede the microprocessor. We argue that these flexible, general computing chips are trying to accomplish more than is commercially needed. Since design NRE costs are an order of magnitude larger than fabrication NRE costs, a two-step design system seems attractive. First, the users configure/program a flexible computing framework to run their application with the desired performance. Then, the system "compiles" the program and configuration, tailoring the original framework to create a chip that is optimized toward the desired set of applications. Thus the user gets the reduced development costs of using a flexible solution with the efficiency of a custom chip. |
| doi_str_mv | 10.1145/1278480.1278544 |
| format | Conference Proceeding |
| fullrecord | <record><control><sourceid>proquest_6IE</sourceid><recordid>TN_cdi_acm_books_10_1145_1278480_1278544_brief</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><ieee_id>4261183</ieee_id><sourcerecordid>31071586</sourcerecordid><originalsourceid>FETCH-LOGICAL-a1236-e7219d82830b5cf3a71afad2138e5afc480190e52501313fe2edc9fdbd3f5b273</originalsourceid><addsrcrecordid>eNqNUE1Lw0AUXFDBWnv2IEhP4iX1vX3Z7OYopX5AwYuCt2WTvNVo0sTd9uC_d6X9AZ6GYWbeG0aIC4QFYq5uUWqTm0QSqjw_EmeoSlVSITUciwloMhkCvJ2KWYyfAIBIRuZ6Iq6WH-0473fdts3GMNQc4xDm77zh4LZDOBcn3nWRZwecitf71cvyMVs_Pzwt79aZQ0lFxlpi2RhpCCpVe3IanXeNTF9YOV-nblgCK6kACcmz5KYufVM15FUlNU3F9f5u6vC947i1fRtr7jq34WEXLSFoVKZIxsu9sWVmO4a2d-HH5rJANJTUxV51dW-rYfiKFsH-TWQPE9nDRLYKLfsUuPlngH4BqIhijw</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>conference_proceeding</recordtype><pqid>31071586</pqid></control><display><type>conference_proceeding</type><title>Chip multi-processor generator</title><source>IEEE Electronic Library (IEL) Conference Proceedings</source><creator>Solomatnikov, Alex ; Firoozshahian, Amin ; Qadeer, Wajahat ; Shacham, Ofer ; Kelley, Kyle ; Asgar, Zain ; Wachs, Megan ; Hameed, Rehan ; Horowitz, Mark</creator><creatorcontrib>Solomatnikov, Alex ; Firoozshahian, Amin ; Qadeer, Wajahat ; Shacham, Ofer ; Kelley, Kyle ; Asgar, Zain ; Wachs, Megan ; Hameed, Rehan ; Horowitz, Mark</creatorcontrib><description>The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, universal computing platform that will supersede the microprocessor. We argue that these flexible, general computing chips are trying to accomplish more than is commercially needed. Since design NRE costs are an order of magnitude larger than fabrication NRE costs, a two-step design system seems attractive. First, the users configure/program a flexible computing framework to run their application with the desired performance. Then, the system "compiles" the program and configuration, tailoring the original framework to create a chip that is optimized toward the desired set of applications. Thus the user gets the reduced development costs of using a flexible solution with the efficiency of a custom chip.</description><identifier>ISSN: 0738-100X</identifier><identifier>ISBN: 1595936270</identifier><identifier>ISBN: 9781595936271</identifier><identifier>DOI: 10.1145/1278480.1278544</identifier><language>eng</language><publisher>New York, NY, USA: ACM</publisher><subject>Algorithm design and analysis ; Algorithms ; Application specific integrated circuits ; Chip Multi-Processor ; CMOS technology ; Cost function ; Design ; Design optimization ; Fabrication ; Hardware ; Hardware -- Electronic design automation -- Physical design (EDA) ; High performance computing ; High-Level Design ; Microprocessors ; Permission</subject><ispartof>2007 44th ACM/IEEE Design Automation Conference, 2007, p.262-263</ispartof><rights>2007 ACM</rights><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://ieeexplore.ieee.org/document/4261183$$EHTML$$P50$$Gieee$$H</linktohtml><link.rule.ids>309,310,780,784,789,790,796,2058,27925,54758,54920</link.rule.ids><linktorsrc>$$Uhttps://ieeexplore.ieee.org/document/4261183$$EView_record_in_IEEE$$FView_record_in_$$GIEEE</linktorsrc></links><search><creatorcontrib>Solomatnikov, Alex</creatorcontrib><creatorcontrib>Firoozshahian, Amin</creatorcontrib><creatorcontrib>Qadeer, Wajahat</creatorcontrib><creatorcontrib>Shacham, Ofer</creatorcontrib><creatorcontrib>Kelley, Kyle</creatorcontrib><creatorcontrib>Asgar, Zain</creatorcontrib><creatorcontrib>Wachs, Megan</creatorcontrib><creatorcontrib>Hameed, Rehan</creatorcontrib><creatorcontrib>Horowitz, Mark</creatorcontrib><title>Chip multi-processor generator</title><title>2007 44th ACM/IEEE Design Automation Conference</title><addtitle>DAC</addtitle><description>The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, universal computing platform that will supersede the microprocessor. We argue that these flexible, general computing chips are trying to accomplish more than is commercially needed. Since design NRE costs are an order of magnitude larger than fabrication NRE costs, a two-step design system seems attractive. First, the users configure/program a flexible computing framework to run their application with the desired performance. Then, the system "compiles" the program and configuration, tailoring the original framework to create a chip that is optimized toward the desired set of applications. Thus the user gets the reduced development costs of using a flexible solution with the efficiency of a custom chip.</description><subject>Algorithm design and analysis</subject><subject>Algorithms</subject><subject>Application specific integrated circuits</subject><subject>Chip Multi-Processor</subject><subject>CMOS technology</subject><subject>Cost function</subject><subject>Design</subject><subject>Design optimization</subject><subject>Fabrication</subject><subject>Hardware</subject><subject>Hardware -- Electronic design automation -- Physical design (EDA)</subject><subject>High performance computing</subject><subject>High-Level Design</subject><subject>Microprocessors</subject><subject>Permission</subject><issn>0738-100X</issn><isbn>1595936270</isbn><isbn>9781595936271</isbn><fulltext>true</fulltext><rsrctype>conference_proceeding</rsrctype><creationdate>2007</creationdate><recordtype>conference_proceeding</recordtype><sourceid>6IE</sourceid><sourceid>RIE</sourceid><recordid>eNqNUE1Lw0AUXFDBWnv2IEhP4iX1vX3Z7OYopX5AwYuCt2WTvNVo0sTd9uC_d6X9AZ6GYWbeG0aIC4QFYq5uUWqTm0QSqjw_EmeoSlVSITUciwloMhkCvJ2KWYyfAIBIRuZ6Iq6WH-0473fdts3GMNQc4xDm77zh4LZDOBcn3nWRZwecitf71cvyMVs_Pzwt79aZQ0lFxlpi2RhpCCpVe3IanXeNTF9YOV-nblgCK6kACcmz5KYufVM15FUlNU3F9f5u6vC947i1fRtr7jq34WEXLSFoVKZIxsu9sWVmO4a2d-HH5rJANJTUxV51dW-rYfiKFsH-TWQPE9nDRLYKLfsUuPlngH4BqIhijw</recordid><startdate>20070604</startdate><enddate>20070604</enddate><creator>Solomatnikov, Alex</creator><creator>Firoozshahian, Amin</creator><creator>Qadeer, Wajahat</creator><creator>Shacham, Ofer</creator><creator>Kelley, Kyle</creator><creator>Asgar, Zain</creator><creator>Wachs, Megan</creator><creator>Hameed, Rehan</creator><creator>Horowitz, Mark</creator><general>ACM</general><general>IEEE</general><scope>6IE</scope><scope>6IH</scope><scope>CBEJK</scope><scope>RIE</scope><scope>RIO</scope><scope>7SC</scope><scope>8FD</scope><scope>JQ2</scope><scope>L7M</scope><scope>L~C</scope><scope>L~D</scope></search><sort><creationdate>20070604</creationdate><title>Chip multi-processor generator</title><author>Solomatnikov, Alex ; Firoozshahian, Amin ; Qadeer, Wajahat ; Shacham, Ofer ; Kelley, Kyle ; Asgar, Zain ; Wachs, Megan ; Hameed, Rehan ; Horowitz, Mark</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-a1236-e7219d82830b5cf3a71afad2138e5afc480190e52501313fe2edc9fdbd3f5b273</frbrgroupid><rsrctype>conference_proceedings</rsrctype><prefilter>conference_proceedings</prefilter><language>eng</language><creationdate>2007</creationdate><topic>Algorithm design and analysis</topic><topic>Algorithms</topic><topic>Application specific integrated circuits</topic><topic>Chip Multi-Processor</topic><topic>CMOS technology</topic><topic>Cost function</topic><topic>Design</topic><topic>Design optimization</topic><topic>Fabrication</topic><topic>Hardware</topic><topic>Hardware -- Electronic design automation -- Physical design (EDA)</topic><topic>High performance computing</topic><topic>High-Level Design</topic><topic>Microprocessors</topic><topic>Permission</topic><toplevel>online_resources</toplevel><creatorcontrib>Solomatnikov, Alex</creatorcontrib><creatorcontrib>Firoozshahian, Amin</creatorcontrib><creatorcontrib>Qadeer, Wajahat</creatorcontrib><creatorcontrib>Shacham, Ofer</creatorcontrib><creatorcontrib>Kelley, Kyle</creatorcontrib><creatorcontrib>Asgar, Zain</creatorcontrib><creatorcontrib>Wachs, Megan</creatorcontrib><creatorcontrib>Hameed, Rehan</creatorcontrib><creatorcontrib>Horowitz, Mark</creatorcontrib><collection>IEEE Electronic Library (IEL) Conference Proceedings</collection><collection>IEEE Proceedings Order Plan (POP) 1998-present by volume</collection><collection>IEEE Xplore All Conference Proceedings</collection><collection>IEEE/IET Electronic Library (IEL)</collection><collection>IEEE Proceedings Order Plans (POP) 1998-present</collection><collection>Computer and Information Systems Abstracts</collection><collection>Technology Research Database</collection><collection>ProQuest Computer Science Collection</collection><collection>Advanced Technologies Database with Aerospace</collection><collection>Computer and Information Systems Abstracts Academic</collection><collection>Computer and Information Systems Abstracts Professional</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Solomatnikov, Alex</au><au>Firoozshahian, Amin</au><au>Qadeer, Wajahat</au><au>Shacham, Ofer</au><au>Kelley, Kyle</au><au>Asgar, Zain</au><au>Wachs, Megan</au><au>Hameed, Rehan</au><au>Horowitz, Mark</au><format>book</format><genre>proceeding</genre><ristype>CONF</ristype><atitle>Chip multi-processor generator</atitle><btitle>2007 44th ACM/IEEE Design Automation Conference</btitle><stitle>DAC</stitle><date>2007-06-04</date><risdate>2007</risdate><spage>262</spage><epage>263</epage><pages>262-263</pages><issn>0738-100X</issn><isbn>1595936270</isbn><isbn>9781595936271</isbn><abstract>The drive for low-power, high performance computation coupled with the extremely high design costs for ASIC designs, has driven a number of designers to try to create a flexible, universal computing platform that will supersede the microprocessor. We argue that these flexible, general computing chips are trying to accomplish more than is commercially needed. Since design NRE costs are an order of magnitude larger than fabrication NRE costs, a two-step design system seems attractive. First, the users configure/program a flexible computing framework to run their application with the desired performance. Then, the system "compiles" the program and configuration, tailoring the original framework to create a chip that is optimized toward the desired set of applications. Thus the user gets the reduced development costs of using a flexible solution with the efficiency of a custom chip.</abstract><cop>New York, NY, USA</cop><pub>ACM</pub><doi>10.1145/1278480.1278544</doi><tpages>2</tpages></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | ISSN: 0738-100X |
| ispartof | 2007 44th ACM/IEEE Design Automation Conference, 2007, p.262-263 |
| issn | 0738-100X |
| language | eng |
| recordid | cdi_acm_books_10_1145_1278480_1278544_brief |
| source | IEEE Electronic Library (IEL) Conference Proceedings |
| subjects | Algorithm design and analysis Algorithms Application specific integrated circuits Chip Multi-Processor CMOS technology Cost function Design Design optimization Fabrication Hardware Hardware -- Electronic design automation -- Physical design (EDA) High performance computing High-Level Design Microprocessors Permission |
| title | Chip multi-processor generator |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T09%3A38%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-proquest_6IE&rft_val_fmt=info:ofi/fmt:kev:mtx:book&rft.genre=proceeding&rft.atitle=Chip%20multi-processor%20generator&rft.btitle=2007%2044th%20ACM/IEEE%20Design%20Automation%20Conference&rft.au=Solomatnikov,%20Alex&rft.date=2007-06-04&rft.spage=262&rft.epage=263&rft.pages=262-263&rft.issn=0738-100X&rft.isbn=1595936270&rft.isbn_list=9781595936271&rft_id=info:doi/10.1145/1278480.1278544&rft_dat=%3Cproquest_6IE%3E31071586%3C/proquest_6IE%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_pqid=31071586&rft_id=info:pmid/&rft_ieee_id=4261183&rfr_iscdi=true |