GRMD: A Two-Stage Design Space Exploration Strategy for Customized RNN Accelerators von Li, Qingpeng, Xiao, Jian, Wei, Jizeng

Volltext

GRRIS: A Real-time Intrasite Observation Scheduling Scheme for Distributed Survey Telescope Arrays von Zhang, Yajie, Yu, Ce, Sun, Chao, Hu, Yi, Shang, Zhaohui, Wei, Jizeng, Yang, Xu

Volltext

A Real-Time Naive Bayes Classifier Accelerator on FPGA von Xue, Zhen, Wei, Jizeng, Guo, Wei

Volltext

An efficient control flow validation method using redundant computing capacity of dual-processor architecture von Wang, Qingran, Guo, Wei, Wei, Jizeng

Volltext

Practical chosen-message CPA attack on message blinding exponentiation algorithm and its efficient countermeasure von Wang, Hui, Guo, Wei, Wei, Jizeng

Volltext

Bypass-Enabled Thread Compaction for Divergent Control Flow in Graphics Processing Units von Li, Bingchao, Wei, Jizeng, Guo, Wei, Sun, Jizhou

Volltext

3DT-CM: A Low-complexity Cross-matching Algorithm for Large Astronomical Catalogues Using 3d-tree Approach von Mu, Yifei, Yu, Ce, Sun, Chao, Li, Kun, Zhang, Yajie, Wei, Jizeng, Xiao, Jian, Wang, Jie

Volltext

Improving SIMD Utilization with Thread-Lane Shuffled Compaction in GPGPU von Li, Bingchao, Wei, Jizeng, Guo, Wei, Sun, Jizhou

Volltext

Fast and Generic Inversion Architectures Over \mbox(2^m) Using Modified Itoh-Tsujii Algorithms von Jingwei Hu, Wei Guo, Jizeng Wei, Cheung, Ray C. C.

Volltext

Highly-parallel hardware implementation of optimal ate pairing over Barreto-Naehrig curves von Wang, A. Tengfei, Guo, B. Wei, Wei, C. Jizeng

Volltext

Virtual-Cache: A cache-line borrowing technique for efficient GPU cache architectures von Li, Bingchao, Wei, Jizeng, Kim, Nam Sung

Volltext

GRRIS: a real-time intra-site observation scheduling scheme for distributed survey telescope arrays von Zhang, Yajie, Yu, Ce, Sun, Chao, Hu, Yi, Shang, Zhaohui, Jizeng Wei, Xu, Yang

Volltext

Relay Observation Scheduling of Global Distributed Telescope Array Based on Integer Programming von Ju, Junhan, Yu, Ce, Hu, Yi, Zhang, Yajie, Sun, Chao, Wei, Jizeng

Volltext

A multi-functional dot product unit with SIMD architecture for embedded 3D graphics engine von Yisong Chang, Jizeng Wei, Wei Guo, Jizhou Sun

Volltext

Design and Optimization of Winograd Convolu-tion on Array Accelerator von Ji Lai, Lixin Yang, Dejian Li, Chongfei Shen, Xi Feng, Jizeng Wei, Yu Liu

Volltext

An Efficient GPU Cache Architecture for Applications with Irregular Memory Access Patterns von Li, Bingchao, Wei, Jizeng, Sun, Jizhou, Annavaram, Murali, Kim, Nam Sung

Volltext

Fast and Generic Inversion Architectures Over [Formula Omitted] Using Modified Itoh-Tsujii Algorithms von Hu, Jingwei, Guo, Wei, Wei, Jizeng, Cheung, Ray C C

Volltext

A TTA-like Processor for Fast RSA Key Generation Using RNS von Guo, Wei, Hu, Jingwei, Wei, Jizeng

Volltext

A high performance, area efficient TTA-like vertex shader architecture with optimized floating point arithmetic unit for embedded graphics applications von Chang, Yisong, Wei, Jizeng, Guo, Wei, Sun, Jizhou

Volltext

Further Research on N-1 Attack against Exponentiation Algorithms von Ding, Zhaojing, Guo, Wei, Su, Liangjian, Wei, Jizeng, Gu, Haihua

Volltext