Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies von Kvatinsky, Shahar, Satat, Guy, Wald, Nimrod, Friedman, Eby G., Kolodny, Avinoam, Weiser, Uri C.

Volltext

MAGIC-Memristor-Aided Logic von Kvatinsky, Shahar, Belousov, Dmitry, Liman, Slavik, Satat, Guy, Wald, Nimrod, Friedman, Eby G., Kolodny, Avinoam, Weiser, Uri C.

Volltext

Spatial Correlation and Value Prediction in Convolutional Neural Networks von Shomron, Gil, Weiser, Uri

Volltext

Enhancing DNN Computational Efficiency via Decomposition and Approximation von Schweitzer, Ori, Weiser, Uri, Gabbay, Freddy

Volltext

H-EARtH: Heterogeneous Multicore Platform Energy Management von Rotem, Efraim, Weiser, Uri C., Mendelson, Avi, Ginosar, Ran, Weissmann, Eliezer, Aizik, Yoni

Volltext

EFS: Energy-Friendly Scheduler for memory bandwidth constrained systems von Morad, Tomer Y., Shalev, Noam, Keidar, Idit, Kolodny, Avinoam, Weiser, Uri C.

Volltext

Insights from the 2016 Eckert-Mauchly Award Recipient von Weiser, Uri

Volltext

TEAM: ThrEshold Adaptive Memristor Model von Kvatinsky, S., Friedman, E. G., Kolodny, A., Weiser, U. C.

Volltext

A Resistive CAM Processing-in-Storage Architecture for DNA Sequence Alignment von Kaplan, Roman, Yavits, Leonid, Ginosar, Ran, Weiser, Uri

Volltext

Memristor-Based Multithreading von Kvatinsky, Shahar, Nacson, Yuval H., Etsion, Yoav, Friedman, Eby G., Kolodny, Avinoam, Weiser, Uri C.

Volltext

A Neural Network Prefetcher for Arbitrary Memory Access Patterns von Peled, Leeor, Weiser, Uri, Etsion, Yoav

Volltext

SMT-SA: Simultaneous Multithreading in Systolic Arrays von Shomron, Gil, Horowitz, Tal, Weiser, Uri

Volltext

Enhancing DNN Training Efficiency via Dynamic Asymmetric Architecture von Kurzum, Samer, Shomron, Gil, Gabbay, Freddy, Weiser, Uri

Volltext

Resistive Address Decoder von Yavits, Leonid, Weiser, Uri, Ginosar, Ran

Volltext

Memristor-based IMPLY logic design procedure von Kvatinsky, S., Kolodny, A., Weiser, U. C., Friedman, E. G.

Volltext

Optimal Resource Allocation with MultiAmdahl von Zidenberg, Tsahee, Keslassy, Isaac, Weiser, Uri

Volltext

Nahalal: Cache Organization for Chip Multiprocessors von Guz, Z., Keidar, I., Kolodny, A., Weiser, U.C.

Volltext

Thanks for Nothing: Predicting Zero-Valued Activations with Lightweight Convolutional Neural Networks von Shomron, Gil, Banner, Ron, Shkolnik, Moran, Weiser, Uri

Volltext

Energy Aware Race to Halt: A Down to EARtH Approach for Platform Energy Management von Efraim, Rotem, Ginosar, Ran, Weiser, C., Mendelson, Avi

Volltext

Peripheral memory: a technique for fighting memory bandwidth bottleneck von Azriel, Leonid, Mendelson, Avi, Weiser, Uri

Volltext