Heuristics for Area Minimization in LUT-Based FPGA Technology Mapping von Manohararajah, V., Brown, S.D., Vranesic, Z.G.

Volltext

A fast algorithm for OR-AND-OR synthesis von Debnath, D., Vranesic, Z.G.

Volltext

A deterministic multivariate interpolation algorithm for small finite fields von Zilic, Z., Vranesic, Z.G.

Volltext

A stochastic model to predict the routability of field-programmable gate arrays von Brown, S.D., Rose, J., Vranesic, Z.G.

Volltext

Algorithmic synthesis of MVL functions for CCD implementation von Abd-El-Barr, M.H., Vranesic, Z.G., Zaky, S.G.

Volltext

Towards the realization of 4-valued CMOS circuits von Lei, K., Vranesic, Z.G.

Volltext bestellen

A detailed router for field-programmable gate arrays von Brown, S., Rose, J., Vranesic, Z.G.

Volltext

Using decision diagrams to design ULMs for FPGAs von Zilic, Z., Vranesic, Z.G.

Volltext

The memory/logic interface in FPGAs with large embedded memory arrays von Wilton, S.J.E., Rose, J., Vranesic, Z.G.

Volltext

A multiple-valued Reed-Muller transform for incompletely specified functions von Zilic, Z., Vranesic, Z.G.

Volltext

Analytical prediction of performance for cache coherence protocols von Srbljic, S., Vranesic, Z.G., Stumm, M., Budin, L.

Volltext

Hector: a hierarchically structured shared-memory multiprocessor von Vranesic, Z.G., Stumm, M., Lewis, D.M., White, R.

Volltext

The FPGA challenge von Vranesic, Z.G.

Volltext

A Multithreaded Soft Processor for SoPC Area Reduction von Fort, B., Capalija, D., Vranesic, Z.G., Brown, S.D.

Volltext bestellen

New interpolation algorithms for multiple-valued Reed-Muller forms von Zilic, Z., Vranesic, Z.G.

Volltext

Parallel standard cell placement algorithms with quality equivalent to simulated annealing von Rose, J.S., Snelgrove, W.M., Vranesic, Z.G.

Volltext

Reed-Muller forms for incompletely specified functions via sparse polynomial interpolation von Zilic, Z., Vranesic, Z.G.

Volltext

Adaptive FPGAs: High-Level Architecture and a Synthesis Method von Valavan Manohararajah, Brown, S.D., Vranesic, Z.G.

Volltext

Experiences with soft-core processor design von Plavec, F., Fort, B., Vranesic, Z.G., Brown, S.D.

Volltext

TORMLAN-a multichannel local area network protocol von Chan, L.K., Vranesic, Z.G.

Volltext bestellen